|Publication number||US5520784 A|
|Application number||US 08/455,636|
|Publication date||May 28, 1996|
|Filing date||May 31, 1995|
|Priority date||Jun 17, 1993|
|Also published as||CA2162596A1, EP0707662A1, EP0707662A4, WO1995000676A1|
|Publication number||08455636, 455636, US 5520784 A, US 5520784A, US-A-5520784, US5520784 A, US5520784A|
|Inventors||Michael G. Ward|
|Original Assignee||Sony Corporation, Materials Research Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (17), Referenced by (31), Classifications (18), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of application Ser. No. 08/079,438 filed Jun. 17, 1993, entitled ULTRASONIC ENHANCEMENT OF ALUMINUM STEP COVERAGE AND APPARATUS, now abandoned.
The active switching elements of integrated circuits are interconnected by metal lines deposited by various methods such as physical vapor deposition, chemical vapor deposition, and evaporation. Typically, several levels of metal lines are used in an integrated circuit to allow crossovers. At certain locations, electrical contact is made between lines at different levels. Such contacts are called vias. The drive of integrated circuits to submicron geometry has resulted in vias and contacts of extreme aspect ratio and size. Filling submicron vias and contacts with a conducting metal is extremely difficult. If extreme care is not taken, voids will remain and the wafer must be discarded.
Aluminum thin film metallization is the primary material for conductor of metallization on large scale integrated (LSI) and very large scale integrated (VLSI) circuits. Manufacturers of these devices require the interlevel contact of a metal layer and the silicon layer beneath a dielectric. In addition, interconnects between metal layers separated by a dielectric may be necessary. To reach this end, the conductor metallization must cover vertical or near vertical surfaces in addition to the circuit areas of the substrate. Providing adequate material within the interconnect measured as step coverage, can become difficult depending on the aspect ratio, vertical wall angle, and thin film deposition technique. Physical vapor deposition primarily as evaporation or sputtering, is a method must commonly employed for aluminum deposition. The drawback of these line of site deposition techniques is the self-shadowing effect when any appreciable amount of material has been deposited. The self-shadowing limits step coverage and introduces defects into the interconnect metallization.
Various methods have been proposed for filling interconnecting vias and contacts with aluminum. Surface diffusion is used to move sputter deposited aluminum into vias at temperatures of approximately 450° C. This is disclosed for example in Armstrong et al U.S. Pat. No. 4,994,162. This uses a low temperature seed layer providing a continuous high quality diffusion path for subsequently deposited material to diffuse along. A high temperature, low deposition rate step to allow efficient surface diffusion into the feature is employed followed by a high temperature, high deposition rate step to complete the deposition. Bulk diffusion as a mechanism for via filling has also been proposed by Sugano et al in 1992 VMIC Conference Proceedings "Quarter micron whole filling with SiN sidewalls by aluminum high temperature sputtering." With the Sugano process, the driving fierce for via filling is the interface between a titanium surface layer and the deposited aluminum. The process requires the presence of a continuous and high quality titanium surface on the sidewall of a via.
Further, Tracy U.S. Pat. No. 4,970,176 discloses a deposition of a relatively thick layer of aluminum at a first temperature and a subsequent deposition of a thin layer of aluminum at a high temperature. The specification indicates that the temperature increase acts to reflow the aluminum through grain growth and recrystallization.
In addition to elevated substrate temperature, other techniques available to improve aluminum step coverage include bias deposition, collimation, and chemical vapor deposition. Each technique necessitates a compromise in processing and final film properties. Higher substrate temperatures and bias provide the driving force for aluminum mobility through thermal activation and physical resputtering respectively. However, film properties such as grain size, reflectivity, alloy precipitation and resistivity are significantly altered.
The use of barrier layers between the aluminum and silicon may also be necessary to limit the aluminum silicon reaction at temperatures above 450° C. The use of titanium or titanium nitride layers underneath the aluminum will enhance surface mobility of the aluminum and elevated substrate temperatures. Any significant reaction between the aluminum and titanium, however, will significantly raise the film resistivity.
Collimation of the sputtered aluminum will reduce the deposition rate to 10-20% of the noncollimated and provide significant step coverage improvements at the bottom of the interconnect only. Finally, chemical vapor deposition of aluminum films free of contamination with the necessary silicon and copper dopants is very difficult.
The present invention is premised on the realization that aluminum metal can be deposited onto substrates and the mobility enhanced through the application of ultrasonic energy. The present invention is further premised on the realization that such ultrasonic energy enhanced mobility can be accomplished at temperatures significantly lower than those usually necessary for thermal energy mobility enhancement alone.
According to the present invention, a semiconductor substrate is clamped to a block containing an ultrasonic wave generator capable of scanning a frequency range from 38 kHz to about 42 kHz. Aluminum is sputter deposited as moderate heat is applied either through radiation lamps or through the block.
In a preferred embodiment, the present invention is a multi-step process which includes an initial aluminum deposition typically around 2000 angstroms at a substrate temperature of 100° to 300° C. During a second aluminum deposit, ultrasonic energy is applied to the substrate along with a concurrent application of substrate heating typically from 350° to 500° C. The sputter deposition of material continues during the application of ultrasonic energy, but may be at a lower rate to allow time for the material to move into features of the wafer. This continues until the desired aluminum film thickness is achieved.
The objects and advantages of the present invention will be further appreciated in light of the following detailed description and drawings in which:
FIG. 1 is a cross-sectional diagrammatic depiction of the apparatus used in the present invention;
FIG. 2 is an overhead view of the water holding mechanism used in the apparatus shown in FIG. 1; and
FIG. 3 is a bottom view of the wafer holding mechanism used in the apparatus shown in FIG. 1.
The present invention is a method of filling vias and contacts in a semi-conductor wafer or substrate. It is particularly beneficial for filling vias and contacts having submicron diameters where the aspect ratio, that is the height to diameter ratio, is from 1 to about 4. In practicing the present invention, vias and contacts having diameters of 1 to about 0.1 microns and generally 1 to about 0.3 microns can be filled. For purposes of the present invention, vias and contacts will be collectively referred to simply as vias.
The present invention is basically a three step process. In the initial step, aluminum or an aluminum alloy will be deposited at a relatively low temperature. In the second step, the water will be clamped to a block which includes an apparatus to generate ultrasonic energy transmitted through the clamped wafer. Then, in a concurrent step, the ultrasonic energy will be applied at the same time the wafer or substrate is heated and aluminum is deposited.
The via containing substrates which can be coated in the present invention include silicon substrates, boron trifluoride doped silica substrates, quartz substrates, and gallium arsenide substrates. The aluminum layer can be 100% aluminum or more preferably an aluminum alloy such as aluminum silicon (1%), copper (0.5%), aluminum-copper (1%), and aluminum-titanium (0.15%).
As shown diagrammatically in FIG. 1, the present invention is a modified sputtering system 11 which includes a chamber 12 which is a grounded vacuum tight enclosure. The chamber is connected to a vacuum system (not shown) which can reduce the pressure to the desired levels typically down to 1×10-8 torr or lower prior to sputtering.
Within the chamber is the aluminum sputtering target 13 which is attached to the cathode 14 which in turn is attached to the negative terminal 15 of a DC power supply. The positive terminal of the power supply is grounded. Argon is introduced into the chamber and power is applied to the target to carry out the sputter deposition.
Below the target is the anode substrate holder 16. As shown more particularly in FIG. 2 and FIG. 3, this includes a block 17 which supports a series of clamps 18 to hold the substrate 19. Beneath the block 17 is an apparatus adapted to provide ultrasonic energy through the block and ultimately apply it to the substrate. As shown in this FIG. 3, the mechanism is a series ultrasonic transducers 21 (nine shown) physically attached to the bottom side of the block 17.
More particularly, the source of ultrasonic energy must provide from 38 kHz tip to about 42 kHz frequency against the backside of the wafer. The source of ultrasonic energy must be modulated across the wafer during deposition to avoid node formation. Suitable transducers, for example, can be purchased from Ultrasonic Corporation.
Alternately, the mounting mechanism for the wafer can be modified to employ other clamping mechanisms such as an electrostatic clamping mechanism.
Preferably, the multi-stepped deposition of the present invention is conducted in a multi-chambered sputtering unit which would include an etching chamber and at least three sputtering chambers. One of the sputtering chambers would incorporate the features shown in FIG. 1. Multiple chamber sputtering apparatuses are known. One for example is the Eclipse brand sputtering system sold by Materials Research Corporation, also referred to in U.S. Pat. No. 4,994,162. Other commercially available systems are equally suited.
In the first chamber, the substrate or water is initially etched with argon gas to remove surface impurities. Heating the substrate also assists in removal of outgases. This is optional, but is preferred.
The substrate is then transferred to a second chamber where a barrier layer can be applied if desired. A preferred barrier layer is titanium nitride, although zirconium nitrite, ruthenium oxide barrier layers as well as titanium tungsten layers can be utilized. Generally the thickness of the barrier layer will be about 1000 angstroms. The initial aluminum alloy is applied in the third chamber. As indicated, this should be conducted at 100° to 300° C. with about 100° C. preferred. Generally about 1500 angstroms of the initial aluminum layer will be deposited. This is conducted without the application of ultrasonic energy.
In the final wafer or substrate onto the block and clamping it in position. In an initial deposition, 1000 to 3000 angstroms of aluminum or aluminum alloy will be deposited at 100° to 300° C. at a deposition rate of 150 to 250 angstroms per second. In a second step, the ultrasonic energy will be applied starting at 38 kHz and varying this up to about 42 kHz 100-300 times per second. At this time, either by heating the block or by utilizing a heating lamp, the substrate is heated to 300° to 450° C. while at the same time aluminum is deposited at a rate of 50 to 200 angstroms per second until 3000 to 8000 angstroms of aluminum film is deposited.
Using this method, the vias are effectively filled without permitting gaps or other incontinuities in the vias and surface substrate which could cause a malfunction of the water. Further, because the temperature of this system operates preferably at less than 450° C., the negative film effects caused by the higher temperatures are avoided. This provides a reliable and efficient method of filling vias with aluminum. Due to the application of the ultrasonic energy, excessive time and temperature are not required. Thus, quality is not sacrificed in order to provide adequate via coverage.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4384918 *||Sep 23, 1981||May 24, 1983||Fujitsu Limited||Method and apparatus for dry etching and electrostatic chucking device used therein|
|US4388517 *||Sep 22, 1980||Jun 14, 1983||Texas Instruments Incorporated||Sublimation patterning process|
|US4473455 *||Mar 14, 1983||Sep 25, 1984||At&T Bell Laboratories||Wafer holding apparatus and method|
|US4521286 *||Mar 7, 1984||Jun 4, 1985||Unisearch Limited||Hollow cathode sputter etcher|
|US4661228 *||May 15, 1986||Apr 28, 1987||Varian Associates, Inc.||Apparatus and method for manufacturing planarized aluminum films|
|US4721689 *||Aug 28, 1986||Jan 26, 1988||International Business Machines Corporation||Method for simultaneously forming an interconnection level and via studs|
|US4791074 *||Jul 15, 1987||Dec 13, 1988||Kabushiki Kaisha Toshiba||Method of manufacturing a semiconductor apparatus|
|US4883574 *||Aug 1, 1988||Nov 28, 1989||Hartec Gesellschaft Fur Hartstoffe Und Dunnschichttechnik Mbh & Co. Kg||Method for applying coatings to objects by means of magnetic field supported reactive cathode sputtering|
|US4891112 *||Nov 12, 1985||Jan 2, 1990||Eastman Kodak Company||Sputtering method for reducing hillocking in aluminum layers formed on substrates|
|US4897171 *||Sep 29, 1988||Jan 30, 1990||Tadahiro Ohmi||Wafer susceptor|
|US4970176 *||Sep 29, 1989||Nov 13, 1990||Motorola, Inc.||Multiple step metallization process|
|US4994162 *||Sep 29, 1989||Feb 19, 1991||Materials Research Corporation||Planarization method|
|US4999096 *||Jun 29, 1988||Mar 12, 1991||Hitachi, Ltd.||Method of and apparatus for sputtering|
|US5057185 *||Sep 27, 1990||Oct 15, 1991||Consortium For Surface Processing, Inc.||Triode plasma reactor with phase modulated plasma control|
|US5171412 *||Aug 23, 1991||Dec 15, 1992||Applied Materials, Inc.||Material deposition method for integrated circuit manufacturing|
|JPS6462461A *||Title not available|
|JPS63153265A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5795399 *||Jun 29, 1995||Aug 18, 1998||Kabushiki Kaisha Toshiba||Semiconductor device manufacturing apparatus, method for removing reaction product, and method of suppressing deposition of reaction product|
|US5851344 *||Sep 24, 1996||Dec 22, 1998||Applied Materials, Inc.||Ultrasonic wave assisted contact hole filling|
|US6077404 *||Feb 17, 1998||Jun 20, 2000||Applied Material, Inc.||Reflow chamber and process|
|US6159853 *||Aug 4, 1999||Dec 12, 2000||Industrial Technology Research Institute||Method for using ultrasound for assisting forming conductive layers on semiconductor devices|
|US6299689||Mar 13, 2000||Oct 9, 2001||Applied Materials, Inc.||Reflow chamber and process|
|US6361880||Dec 22, 1999||Mar 26, 2002||International Business Machines Corporation||CVD/PVD/CVD/PVD fill process|
|US6758947||Jun 20, 2001||Jul 6, 2004||Applied Materials, Inc.||Damage-free sculptured coating deposition|
|US6766813 *||Aug 1, 2000||Jul 27, 2004||Board Of Regents, The University Of Texas System||Apparatus and method for cleaning a wafer|
|US6919275||Mar 8, 2004||Jul 19, 2005||Applied Materials, Inc.||Method of preventing diffusion of copper through a tantalum-comprising barrier layer|
|US7074714||Nov 3, 2004||Jul 11, 2006||Applied Materials, Inc.||Method of depositing a metal seed layer on semiconductor substrates|
|US7381639||Jun 9, 2006||Jun 3, 2008||Applied Materials, Inc.||Method of depositing a metal seed layer on semiconductor substrates|
|US7687909||Mar 30, 2010||Applied Materials, Inc.||Metal / metal nitride barrier layer for semiconductor device applications|
|US7795138||Jun 25, 2009||Sep 14, 2010||Applied Materials, Inc.||Method of depositing a metal seed layer over recessed feature surfaces in a semiconductor substrate|
|US7989343||Jun 11, 2010||Aug 2, 2011||Applied Materials, Inc.||Method of depositing a uniform metal seed layer over a plurality of recessed semiconductor features|
|US8158511||Apr 17, 2012||Applied Materials, Inc.||Method of depositing a uniform barrier layer and metal seed layer with reduced overhang over a plurality of recessed semiconductor features|
|US9390970||Apr 10, 2007||Jul 12, 2016||Applied Materials, Inc.||Method for depositing a diffusion barrier layer and a metal conductive layer|
|US20040171250 *||Mar 8, 2004||Sep 2, 2004||Tony Chiang||Method of preventing diffusion of copper through a tantalum-comprising barrier layer|
|US20040173452 *||Mar 6, 2003||Sep 9, 2004||Brask Justin K.||Acoustic streaming of condensate during sputtered metal vapor deposition|
|US20050020080 *||Aug 18, 2004||Jan 27, 2005||Tony Chiang||Method of depositing a diffusion barrier layer and a metal conductive layer|
|US20050085068 *||Nov 3, 2004||Apr 21, 2005||Tony Chiang||Method of depositing a metal seed layer on semiconductor substrates|
|US20050208767 *||Feb 28, 2005||Sep 22, 2005||Applied Materials, Inc.||Method of depositing a tantalum nitride / tantalum diffusion barrier layer system|
|US20050272254 *||Jul 18, 2005||Dec 8, 2005||Applied Materials, Inc.||Method of depositing low resistivity barrier layers for copper interconnects|
|US20070020922 *||Jun 9, 2006||Jan 25, 2007||Tony Chiang||Method of depositing a metal seed layer on semiconductor substrates|
|US20070178682 *||Apr 10, 2007||Aug 2, 2007||Tony Chiang||Damage-free sculptured coating deposition|
|US20070241458 *||May 30, 2007||Oct 18, 2007||Applied Materials, Inc.||Metal / metal nitride barrier layer for semiconductor device applications|
|US20080166869 *||Mar 10, 2008||Jul 10, 2008||Applied Materials, Inc.||Method of depositing a sculptured copper seed layer|
|US20090053888 *||Oct 20, 2008||Feb 26, 2009||Applied Materials, Inc.||Method of depositing a diffusion barrier layer which provides an improved interconnect|
|US20090269922 *||Jun 25, 2009||Oct 29, 2009||Applied Materials, Inc.||Method of depositing a metal seed layer over recessed feature surfaces in a semiconductor substrate|
|US20100209623 *||Jan 14, 2010||Aug 19, 2010||Electronics And Telecommunications Research Institute||Apparatus for growing large area vanadium dioxide thin film and method of growing large area oxide thin film in the apparatus|
|US20100255678 *||Jun 11, 2010||Oct 7, 2010||Applied Materials, Inc.||Method of depositing a uniform metal seed layer over a plurality of recessed semiconductor features|
|WO2004082016A1 *||Dec 18, 2003||Sep 23, 2004||Intel Corporation||Application of sonic energy during sputtering of metal to fill opening|
|U.S. Classification||204/192.15, 204/298.15, 204/298.29, 204/192.17, 204/298.09|
|International Classification||C23C14/34, H01L21/768, C23C14/04, H01J37/34|
|Cooperative Classification||C23C14/046, C23C14/3435, H01J37/34, H01J2237/3327, C23C14/34|
|European Classification||C23C14/34C, H01J37/34, C23C14/34, C23C14/04D|
|Mar 6, 1996||AS||Assignment|
Owner name: MATERIALS RESEARCH CORPORATION, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATERIALS RESEARCH COROPORATION;REEL/FRAME:007840/0982
Effective date: 19960220
Owner name: SONY CORPORATION, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATERIALS RESEARCH COROPORATION;REEL/FRAME:007840/0982
Effective date: 19960220
|Nov 12, 1996||CC||Certificate of correction|
|Jul 16, 1998||AS||Assignment|
Owner name: TOKYO ELECTRON LIMITED, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONY CORPORATION;MATERIALS RESEARCH CORPORATION;REEL/FRAME:009306/0971
Effective date: 19980624
|Nov 24, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Oct 27, 2003||FPAY||Fee payment|
Year of fee payment: 8
|Nov 5, 2007||FPAY||Fee payment|
Year of fee payment: 12