|Publication number||US5521436 A|
|Application number||US 08/107,309|
|Publication date||May 28, 1996|
|Filing date||Aug 17, 1993|
|Priority date||Jan 27, 1992|
|Also published as||CA2106981A1, DE69318640D1, DE69318640T2, EP0582694A1, EP0582694B1, US5585310, WO1993017456A1|
|Publication number||08107309, 107309, US 5521436 A, US 5521436A, US-A-5521436, US5521436 A, US5521436A|
|Inventors||Victor A. K. Temple|
|Original Assignee||Harris Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Referenced by (8), Classifications (21), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a continuation of application Ser. No. 826,003, filed Jan. 27, 1992 now abandoned.
This invention relates to semiconductor devices, and particularly to the assembly and packaging of such devices.
Semiconductor devices, e.g., power devices, typically comprise a semiconductor chip disposed within a package and connectors for connecting electrodes on the surface of the chip to terminal leads extending from the package.
U.S. Pat. No. 5,028,987 shows one example of a prior art device of a type with which the present invention has utility; the subject matter of this patent being incorporated herein by reference.
In this patent, the package comprises a cup-shaped base to the inside bottom of which is bonded a semiconductor chip; an apertured, ceramic lid bonded to the side wall of the base; and terminal leads bonded to electrodes on the chip and extending from the chip directly through the lid apertures and serving as the device terminals.
In my co-pending patent application, Ser. No. 823,343, filed Jan. 21, 1992, entitled "Semiconductor Devices and Methods of Assembly Thereof", now U.S. Pat. No. 5,248,901 issued Sep. 28, 1993, there is disclosed, among other things, a device similar to the one disclosed in the patent but wherein, in place of the terminal leads bonded to the chip electrodes, thin metal foils bonded to the interior surface of the ceramic lid are used. The metal foils underlie and seal the bottom openings of the lid apertures, and the metal foils overlie and are directly bonded to the chip electrodes. External electrical connections to the device electrodes are by means of terminal leads which extend into the apertures and into electrical contract with the foils thereunder. The device thus comprises a chip tightly sandwiched between the base bottom wall and the lid inner surface, and has the features of great strength, small size, and high thermal conductivity paths for removing heat from both the upper and lower surfaces of the package.
The present invention provides still further improvements in devices of the type described.
A semiconductor device includes a semiconductor substrate of generally known type including electrodes on an upper surface thereof. The substrate is larger than is conventional, however, and includes a bondable material disposed on the upper surface of the substrate at the outer edge thereof and entirely around the substrate. The bondable material is spaced from the electrodes. The substrate comprises the bottom portion of the device package.
The upper portion of the package comprises an apertured, ceramic lid including metal layers bonded to the bottom surface of the lid. Some of the metal layers, e.g., metal foils, underlie and seal the apertures through the lid and overlie and are directly bonded to the substrate surface electrodes. Another of the metal layers extends around the periphery of the bottom surface of the lid and is bonded to the bondable material around the periphery of the substrate. Terminal leads are optionally included extending into the lid apertures and bonded to the underlying foils.
A method of fabricating the inventive devices comprises disposing a ceramic wafer assembly including an integral army of apertured and metal layered lids in contact with a semiconductor wafer assembly including an integral army of electroded substrates. The substrates also include the bondable material layers which, preferably, have the same thickness as the substrate electrodes. Each of the lids is properly aligned with a respective one of the substrates, and all the lids, including the metal layers thereon, are simultaneously bonded to all the substrates. The bonded together assemblies are then diced to provide the individual, bonded together devices.
In one embodiment, as described hereinafter, the ceramic wafer assembly is pre-diced and held together solely by a web of metal foils. This avoids, as hereinafter described, thermal expansion mismatch problems.
FIG. 1 shows a plan view of a semiconductor device according to this invention;
FIG. 2 is a cross-sectional view/taken along line 2--2 of FIG. 1;
FIG. 3 is a plan view of the interior or bottom surface of the lid portion of the device shown in FIGS. 1 and 2, but to a smaller scale;
FIG. 4 is a plan view of the top surface of the semiconductor substrate of the device;
FIG. 5 is a view similar to FIG. 3 but showing a ceramic wafer assembly of lids;
FIG. 6 is a view of the opposite 6 (exterior) surface of the ceramic water assembly shown in FIG. 5;
FIG. 7 is a view similar to that of FIG. 4 but showing a semiconductor wafer assembly of substrates; and
FIGS. 8 and 9 are views similar to FIGS. 1 and 2, respectively, and showing another embodiment of the invention.
An individual semiconductor device 10 in accordance with this invention is shown in FIGS. 1-4.
The device 10 comprises a semiconductor substrate 12 which forms the bottom portion of the device package 14, and a ceramic lid 16 forming the upper portion of the package.
Except for a peripheral portion 18 (FIG. 2) of the substrate 12, the substrate can be of conventional design, including various doped regions (not shown) comprising a known type of semiconductor device, e.g., a thyristor in this embodiment. The "active" or semiconductor device defining portions of the substrate 12 are all disposed within a central section 20 (FIG. 2) of the substrate. The anode and gate electrodes 24 of the thyristor are disposed on the upper surface 28 of the substrate, and the cathode electrode 26 is disposed on the substrate lower surface.
The electrodes can comprise, for example, doped polycrystalline silicon coated with a bondable material dependent upon how the device is assembled. This is discussed hereinafter.
In a departure from conventional practice, the substrate 12 has a peripheral portion 18 which extends well beyond the central section 20. For example, with a substrate 12 of 0.4 mm thickness and a rectangular central section 20 of 10 by 12 mm, the width of the peripheral portion 18 is 1.2 mm.
Disposed along the outer edge 30 of the peripheral portion 18 on the upper surface 28 of the substrate is a layer 32 of a bondable material. Preferably, the layer 32 is identical in composition and thickness to the electrodes 24 and is formed simultaneously with the electrodes. Known deposition and patterning processes can be used for forming the electrodes 24 and the layer 32.
The layer 32 forms part of the outside surface of the device package, hence, to provide electrical isolation between the package outside surface and the interior electrodes 24, the layer 32 is spaced from the electrodes 24, e.g., by a minimum distance of 0.6 mm in this embodiment.
The lid 16 of the device package 14 comprises a flat plate 34 of a known ceramic material, e.g., alumina or silicon nitride, having a plurality of apertures 36 therethrough. A number of metal layers are bonded to surfaces of the ceramic plate. While various metals, e.g., aluminum, can be bonded to the ceramic plate, e.g., by sputtering, in the preferred embodiment, all the metal layers on the ceramic plate comprise copper foils having a thickness of 0.12 mm. Techniques for bonding copper foils to ceramics are known and described in various references cited in the aforementioned U.S. Pat. No. 5,028,987.
Bonded to the bottom surface 38 (FIG. 2) of the ceramic plate 34 is a foil 40 which extends entirely around the plate along the outer edge 42 thereof, and three additional foils 44 (FIG. 3) each of which extends across the bottom opening of a respective one of the apertures 36. The foils 44 hermetically seal the apertures 36 from the interior of the device package.
The edge foil 40 of the lid 16 overlaps and is bonded to the bondable material layer 32 of the substrate 12. Each of the three lid foils 44 is aligned with and bonded to a respective one of the substrate electrodes 24.
Bonded to the upper surface 46 of the ceramic plate 34 are three foils 48 (FIG. 1 ), each of which is disposed around a respective one of the apertures 36. Each foil 48 has an opening therethrough in alignment with its associated aperture.
In this embodiment, three terminal leads 50 (only one of which is shown in FIGS. 1 and 2), e.g., copper pins, are provided extending into respective ones of the apertures and bonded to the exposed surfaces of the foils 44 underlying the apertures. The leads 50 are also bonded to the foils 48 on the upper surface 46 of the plate 34. Preferably, the leads 50 are solder bonded to the foils 44 and 48.
Alternatively, although not shown, the terminal leads 50 are omitted, and, in the use of the leadless devices, terminal leads projecting from a terminal board, or the like, on which the devices are mounted extend into the apertures 36 and into electrical contact with the interior foils 44. In such lead-less devices, the upper foils 48 are omitted.
Compared to various known devices, such as the one shown in the aforementioned U.S. Pat. No. 5,028,987, the inventive devices, with or without terminal leads, do not include a separate package part enclosing the semiconductor substrate, hence contain fewer parts and are accordingly less expensive. Because the lid 16 is bonded directly to the substrate 12, extremely compact and strong devices are provided. Also, owing to the direct bonding of the lid to the substrate, a high thermal conductivity path is provided through the top portion of the package 14. Thus, in use, heat can be removed from both the upper and lower surfaces of the package by use of upper and lower heat sinks.
In the assembly of the device 10, individual lids 16 as shown in FIG. 3, and individual substrates 12 as shown in FIG. 4, can be provided by generally known means, and the lids and substrates can be bonded together by conventional bonding techniques, such as solder, thermal compression bonding, gold-aluminum reaction bonding, and the like. For the gold-aluminum reaction bonding, a thin layer of gold is provided on the bottom surfaces of the lid foils 40 and 44, and the electrodes 24 and the bondable layer 32 of the substrate are either aluminum or a layer of some other material, e.g., the aforementioned doped polycrystalline silicon, covered with a thin layer of aluminum.
A feature of the inventive devices is that they can be inexpensively assembled using batch processing techniques. This is illustrated in FIGS. 5 through 7.
FIGS. 5 and 6 show the lower and upper surfaces, respectively, of a ceramic wafer assembly 50 including an array of integrally connected lids 16. Each lid 16 is complete in that it is ready to be bonded to a substrate 12, and each lid 16 includes apertures 36 therethrough and the various ceramic foils 40 and 44 bonded thereto. In this embodiment of the invention, the devices being assembled are of the lead-less type (i.e., not including the leads 50 illustrated in FIGS. 1 and 2) and no foils (such as the foils 48 shown in FIG. 1 ) are provided on the upper surfaces 46 of the lids 16. The lids 16 are aligned in rows and columns, with spaces 52, shown by dashed lines 54, between adjacent lids 16.
In the fabrication of the ceramic wafer assembly 50, an apertured plate of ceramic is formed by known means, and a thin foil of copper is direct bonded to one of the major surfaces of the ceramic plate. Then, using known photolithographic techniques, the foil is patterned to the individual foils 40 and 44 shown in FIG. 5. If the semiconductor devices being assembled are of the type which are to include leads 50 (FIG. 1 ), then another foil is direct bonded to the other major surface of the ceramic plate and similarly patterned to provide a repetitive pattern (not shown) of foils 48 corresponding to the pattern of foils 48 shown in FIG. 1.
FIG. 5 shows that the lid peripheral bonding layers 40 on the bottom surface 38 of the ceramic plate comprise a continuous layer or web surrounding the individual lids 16. An advantage of this, at least in some instances, is discussed hereinafter.
FIG. 7 shows the upper surface 28 of a semiconductor wafer assembly 60 including an array of integrally connected substrates 12. The bottom surface of the assembly is not illustrated because it comprises merely an unfeatured continuous electrode 26 covering the entire bottom surface of the wafer assembly 60.
Each substrate 12 included in the assembly 60 is complete in that it is ready to be bonded to a lid 16. Thus, each substrate 12 includes various doped regions providing the desired semiconductor device characteristics, the electrodes 24 and 26, and the bondable peripheral layer 32 on the substrate upper surface 28. Also, similarly as the lid 16, spaces 52 are provided between the individual substrates 12.
The fabrication of semiconductor wafers, including arrays of semiconductor substrates, is well known and not described herein. As previously described, the peripheral bonding layers 32 are preferably of the same materials as that of the electrodes 24, and are preferably and conveniently formed at the same time and with the same processes used to form the electrodes.
The two wafer assemblies 50 and 60 are then clamped together in proper alignment of lids to substrates, and all the bonds between the various contacting metal surfaces are made using known bonding techniques such as those previously described in connection with the bonding together of individual lids and substrates.
After the bonding together of the two wafer assemblies 50 and 60, the various semiconductor devices (without leads) have basically been completed except that they are connected together. However, because the device electrodes 24 are readily accessible through the lid apertures 36, testing of the various devices is preferably performed prior to the dicing of the bonded assemblies.
This is advantageous in that it reduces device handling, hence can be economically performed. The results of the testing can be code marked, e.g., by ink, on each device.
Then, if devices of the type shown in FIG. 8 are being made, the various terminal leads 50 are inserted into the lid apertures 36 and bonded to the foils 44. Again, cost savings can be achieved by use of batch lead loading processes.
Finally, the individual devices, or groups of devices in various preselected patterns of devices, are diced from the bonded assemblies by known means, such as sawing and slicing (i.e., sawing through the ceramic and silicon wafers, and then slicing, as with a razor blade, through the metal layers 32 and 40). The saw cuts are made through the spaces 52 shown in FIGS. 5-7.
As previously noted, in some instances, the webbed pattern of the metal layer 40 on the wafer assembly 50 provides an advantage. This arises when the coefficient of thermal expansion of the ceramic material of the wafer assembly 50 is significantly different from that of the semiconductor material of the wafer assembly 60. In such instances, because heat is necessary during the bonding together of the two assemblies, the different thermal expansions of the two assemblies can give rise to misalignment of the various assembly parts with respect to one another. Also, mechanical stresses can be produced in the bonds which harden while the assemblies are still cooling but contracting at different rates.
Such situations can arise, for example, when the ceramic of the wafer assembly 50 is aluminum oxide and the semiconductor material of the assembly 60 is silicon; the coefficient of thermal expansions of these materials differing by around 50%. (Conversely, when the ceramic is aluminum nitride, the coefficient of expansion mismatch with silicon is only 1%, and the aforementioned thermal mismatch problems are not present.)
To avoid the thermal mismatch problems, the ceramic plate portion of the wafer assembly 50 is diced along the spaces 52 prior to the bonding together of the two assemblies 50 and 60. The webbed metal layer 40 is not cut through, however, and the metal web holds together the array of individual lids (now spaced apart by the amount of ceramic material removed during the dicing operation). Using a saw, for example, the lid spacings 52 can be around 3.5 mils (0.1 mm). During bonding together of the two assemblies 50 and 60, the spaces between the lids 16 accommodate the expansion mismatches, thereby avoiding the aforementioned problems.
FIGS. 8 and 9 show a variation of the device 10 shown in FIGS. 1 and 2. In this embodiment, the ceramic plate 62 of the lid 64 has smaller lateral dimensions than the substrate 12, and the edge 65 of the plate 62 terminates inwardly of the edge 30 of the substrate 12. Also, the bonding layer 66 on the bottom surface 68 of the plate 62 comprises a copper foil which extends laterally outwardly from the plate edge 65 and in overlapped relation with the bondable layer 32 of the substrate 12.
An advantage of this embodiment is that owing to the flexibility of the thin metal foil 66, e.g., of thickness of 0.1 mm and an extending length of 2 mm, larger dimensional tolerances of the device parts can be accommodated while still providing proper surface to surface mating of the lid and substrate. However, while the flexible, extending foil 66 provides an advantage in the fabrication of individual devices, the use of the extending foil 66 is not generally preferred in batch fabrication processes using lid and substrate wafer assemblies. One reason is that, to conserve space, the spacings 52 between lids on the lid assembly are as small as possible, hence it is difficult to insert bonding tools between the lids to apply pressure against the upper surfaces of the foils 66 as is necessary for bonding them to the substrate layers 32.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3059158 *||Feb 9, 1959||Oct 16, 1962||Bell Telephone Labor Inc||Protected semiconductor device and method of making it|
|US3116443 *||Jan 16, 1961||Dec 31, 1963||Bell Telephone Labor Inc||Semiconductor device|
|US4249034 *||Nov 27, 1978||Feb 3, 1981||General Electric Company||Semiconductor package having strengthening and sealing upper chamber|
|US4626960 *||Nov 28, 1984||Dec 2, 1986||Fujitsu Limited||Semiconductor device having soldered bond between base and cap thereof|
|US4646129 *||Jun 11, 1986||Feb 24, 1987||General Electric Company||Hermetic power chip packages|
|US5135890 *||Sep 25, 1991||Aug 4, 1992||General Electric Company||Method of forming a hermetic package having a lead extending through an aperture in the package lid and packaged semiconductor chip|
|US5248901 *||Jan 21, 1992||Sep 28, 1993||Harris Corporation||Semiconductor devices and methods of assembly thereof|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5872331 *||Sep 12, 1994||Feb 16, 1999||Matsushita Electric Industrial Co., Ltd.||Electronic component and method of fabricating same|
|US5917231 *||Jul 9, 1997||Jun 29, 1999||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device including an insulative layer having a gap|
|US6117513 *||May 15, 1997||Sep 12, 2000||Nitto Denk Corporation||Semiconductor device and a lamination and fixing material used in the method of manufacture of the semiconductor device|
|US6157076 *||Jun 30, 1997||Dec 5, 2000||Intersil Corporation||Hermetic thin pack semiconductor device|
|US7692211||Oct 2, 2001||Apr 6, 2010||Silicon Power Corporation||Super GTO-based power blocks|
|US20100200893 *||Apr 1, 2010||Aug 12, 2010||Vic Temple||Super gto-based power blocks|
|WO2003005415A2 *||Jul 3, 2002||Jan 16, 2003||Silicon Power Corporation||Super gto-based power blocks|
|WO2003005415A3 *||Jul 3, 2002||Apr 10, 2003||Silicon Power Corp||Super gto-based power blocks|
|U.S. Classification||257/698, 257/678, 257/710, 257/774, 257/E23.186, 257/704, 257/E21.499, 257/E23.181|
|International Classification||H01L23/02, H01L23/049, H01L23/04, H01L23/08, H01L21/50|
|Cooperative Classification||H01L23/049, H01L23/04, H01L2924/01079, H01L21/50, H01L2924/0002|
|European Classification||H01L21/50, H01L23/049, H01L23/04|
|Sep 27, 1999||AS||Assignment|
Owner name: INTERSIL CORPORATION, FLORIDA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARRIS CORPORATION;REEL/FRAME:010247/0043
Effective date: 19990813
|Nov 8, 1999||AS||Assignment|
Owner name: CREDIT SUISSE FIRST BOSTON, AS COLLATERAL AGENT, N
Free format text: SECURITY INTEREST;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:010351/0410
Effective date: 19990813
|Nov 24, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Jan 30, 2001||AS||Assignment|
Owner name: SILICON POWER CORPORATION, PENNSYLVANIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERSIL HOLDING CORPORATION;REEL/FRAME:011485/0519
Effective date: 20001101
|Dec 17, 2003||REMI||Maintenance fee reminder mailed|
|May 28, 2004||LAPS||Lapse for failure to pay maintenance fees|
|Jul 27, 2004||FP||Expired due to failure to pay maintenance fee|
Effective date: 20040528