US5535526A - Apparatus for surface mounting flip chip carrier modules - Google Patents
Apparatus for surface mounting flip chip carrier modules Download PDFInfo
- Publication number
- US5535526A US5535526A US08/450,845 US45084595A US5535526A US 5535526 A US5535526 A US 5535526A US 45084595 A US45084595 A US 45084595A US 5535526 A US5535526 A US 5535526A
- Authority
- US
- United States
- Prior art keywords
- chip
- carrier
- substrate
- flip
- moisture
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10439—Position of a single component
- H05K2201/10477—Inverted
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10977—Encapsulated connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/041—Solder preforms in the shape of solder balls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0415—Small preforms other than balls, e.g. discs, cylinders or pillars
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
Definitions
- This invention relates to a process for manufacturing an information handling system and specifically for surface mount attachment of modules carrying encapsulated flip-chips and more specifically a process for grid-array, solder-ball/column attachment to organic circuit boards of organic substrate carrier modules having epoxy encapsulated C4 connected chips.
- Solder ball connections have been used for mounting ICs (integrated computer chips) using the C-4 (controlled collapse chip connection) technology since first described in U.S. Pat. Nos. 3,401,126 and 3,429,040 by Miller.
- Packaging Electronic Systems by Dally (McGraw-Hill 1990 p. 113) describes flip chip or C-4 connections.
- "Chip bond pads are deployed in an area array over the surface of the chip . . . These bonding pads are 5 mil in diameter on 10 mil centers. Matching bonding pads are produced on a ceramic substrate so that the pads on the chip and the ceramic coincide. Spheres of solder 5 mil in diameter are placed on the ceramic substrate pads . . . and the chip is positioned and aligned relative to the substrate.
- solder spheres begin to soften and a controlled collapse of the sphere takes place as the solder simultaneously wets both pads.
- a myriad of solder structures have been proposed for mounting IC chips as well as for interconnection to other levels of circuitry and electronic packaging.”
- U.S. Pat. No. 4,604,644 to Beckham describes materials and structures for encapsulating C-4 connections.
- U.S. Pat. Nos. 4,701,482 to Itoh and (Ser. No. 493,126 Mar. 14, 1990) to Christie et al. disclose epoxies and guidance in selecting epoxies for electronic applications.
- FIG. 1A of that patent is described as follows. "A part 10 is to be joined to a board 11. Part 10 has internal metallurgy 14 which terminates at the surface at a bonding pads 12. A . . . LMP solder 16 is applied to a bonding pad 12. A . . . HMP solder ball 18 is placed in contact with LMP solder 16 and the assembly is heated to reflow the LMP solder which then wets to the non-molten HMP solder ball . . .
- Board 11 is also illustrated with internal metallurgy 15, terminating on the surface bonding pad 17 . . . the assembled part 10 . . . is brought into contact with part 11 having pad 17 and LMP solder 13, and the two are heated to a temperature sufficient to reflow the LMP solder but not sufficient to reflow the LMP solder but not sufficient to melt the HMP solder ball.
- the LMP solder 13 which is attached to the bonding pad 17, on board 11, will wet the HMP ball and connection will be achieved.”
- the invention of applicants includes the following base processes:
- a process for handling and storing surface-mount, flip-chip substrates comprising the steps of:
- solder reflow connection by preventing diffusion of sufficient moisture from the ambient atmosphere into the encapsulant to cause amoebas to form during the reflow soldering.
- a process for manufacturing an interconnect assembly comprising the steps of:
- a process for manufacturing and information handling system comprising the steps of:
- a process in which the step of preventing formation of amoebas includes storing the chip carrier at an elevated temperature before reflow.
- a process in which the step of preventing formation of amoebas includes storing the chip carrier in a sealed approximately air tight bag before reflow.
- a process in which the step of preventing formation of amoebas includes baking the chip carrier at a temperature of at least about 100° C. for at least about 12 hours.
- a process in which the step of preventing formation of amoebas includes reflow soldering the chip carrier to the circuit board before the chip has been exposed to ambient atmosphere for more than one week since fabrication or baking at an elevated temperature.
- baking at a sufficiently elevated temperature for a sufficient length of time is equivalent to fabrication with regard to reducing diffused moisture.
- a process in which producing the carrier substrate includes producing a layer of ceramic material.
- a process in which producing the carrier substrate includes laminating flexible layers of polyimide and copper foil.
- a process in which producing the carrier substrate includes forming a rigid board of organic material reinforced by fibers.
- FIG. 1 illustrates an embodiment the process of the invention for handling/storing chip carrier to prevent amoebas.
- FIG. 2 illustrates another embodiment of the process of this invention for producing an interconnect structure.
- FIG. 3 illustrate the process for producing an information handling system of this invention.
- FIG. 4 is a schematic partial cross section of a specific embodiment of this invention showing a flip chip with encapsulated C4 connection to the top of an organic chip carrier and with grid array solder ball connection to part of a circuit board.
- FIG.5 is a schematic partial cross section of the specific embodiment of FIG. 4 showing a part of a chip attached by the encapsulated C4 connections to the, chip carrier.
- FIG. 6 is a cross section of the flip chip of FIG. 5 along lines 6--6 showing the outline of an amoeba bridging between C4 connections.
- FIG. 7 is a schematic partial cross section of a specific embodiment of this invention showing a flip chip with encapsulated C4 connection to the bottom of an organic chip carrier and with grid array solder ball connection to part of a circuit board.
- FIG.8 is a schematic partial cross section of a specific embodiment of this invention showing a flip chip with encapsulated C4 connection to a ceramic chip carrier and with solder column connection to part of a circuit board.
- FIG. 9 is a schematic partial cross section of another specific embodiment of this invention showing a flip chip with encapsulated C4 connection on top of a flexible chip carrier and with grid array solder ball connection to part of a circuit board.
- FIG. 10 is a schematic partial cross section of another specific embodiment of this invention showing a flip chip with encapsulated C4 connection to the bottom of a flexible chip carrier and with grid array solder ball connection to part of a circuit board.
- FIG. 11 schematically illustrates a specific embodiment of this invention in which a flip chip is attached to a leaded chip carrier.
- FIG. 12 schematically illustrates the information handling system of this invention.
- FIG. 1 illustrates an embodiment the process of the invention for handling/storing chip carriers to prevent amoebas.
- a carrier substrate is produced.
- the substrate my be a ceramic substrate, an organic substrate (which may be reinforced with teflon, kevlar or fiberglass such as FR-4), or a flexible polyimide substrate (lamination of alternating polyimide films and patterned copper foils).
- One of the two major substrate surfaces (sides) contains a first array of exposed metal contacts (such as copper pads) for connection of a flip chip. Additional flip chip attachment arrays may be provided for additional flip chips and/or wire bond chips on the same and/or the other side of the substrate.
- the substrate may be a quad flat pack or similar package with edge leads for surface mounted attachment to a circuit board or the substrate may have a second array of exposed metal contacts on which are attached metal balls (such as high temperature solder) or solder columns, and which provide for grid array connection to a circuit board.
- the columns may be attached prior to the flip-chips or attached subsequent thereto.
- a low melting temperature electrically conductive joining material such as flattened bump of eutectic solder
- the joining material may be deposited on the exposed surface of each contact or may be deposited on the distal ends of high melting temperature solder bumps on the flip chip.
- a flip chip with projections of joining material such as high melting temperature C4 solder bumps, is connected to the substrate. The chip is positioned on the first grid array of low melting temperature solder bumps. If more than one flip-chip is to be connected they are positioned on the other flip chip connection arrays. Then the substrate is heated to reflow solder the chip(s) onto the substrate.
- step 104 encapsulant is flowed under the chip to surround all the connections between the chip and the substrate.
- the encapsulant protects the connections from environmental hazards and reduces thermal fatigue.
- the resulting module is now ready for attachment to a circuit board. If multiple substrates are batch produced as one panel, the panel is cut up into individual modules.
- step 105 formation of amoebas Is prevented during reflow heating for surface mounting the module onto a circuit board. It was discovered that if the encapsulant contained sufficient moisture then high reflow temperatures separates the encapsulant from the chip and/or substrate and extrudes the low melting point joining material into the boundary space formed between the encapsulant and the chip or substrate. For eutectic solder joining material when the chip attachment is dissected, the extruded material has an amoeba-like appearance.
- amoebas can be prevented by providing a low concentration of free moisture in the encapsulant.
- Current encapsulants absorb moisture from the ambient atmosphere if relative humidity (RH) is sufficiently high.
- RH relative humidity
- a the currently preferred encapsulant when exposed to 60% RH at ambient temperatures and pressures, absorbs sufficient moisture in excess of about 3 days (72 hours) to initiate the formation of amoebas.
- a different encapsulant may be used which absorbs less water.
- Hermetic sealing of the encapsulant will prevent exposure to humidity (for example an aluminum cap may be provided for a ceramic module).
- the modules may be stored in air tight bags preferably with desiccant until the time of use.
- the modules may be baked prior to use to drive excess moisture from the encapsulant.
- the modules may be stored in a heated room to provide very low relative humidity until use. The time of exposure to air may be monitored to prevent use of modules which may have absorbed too much humidity.
- the modules are baked subsequent to encapsulation and then stored in air tight bags with desiccant until near to the time of use. After unpacking the bags, the time of exposure to humid conditions is measured and if exposure time is exceeded for the existing conditions then the modules are baked. For example it was found that baking at an elevated temperature for a sufficient time reduced moisture below critical levels. For example, baking at a temperature of at least 125° C. for at least 24 hours immediately prior to use prevented the formation of amoebas even for modules which were saturated by intentional storage at high humidity levels.
- FIG. 2 illustrates another embodiment of the process of this invention for producing an interconnect structure. Steps 201 through 204 correspond approximately to steps 101 through 104 of FIG. 1 and will not be further described.
- a circuit board is provided for surface mount attachment of the module.
- the circuit board may be of any known type such as a ceramic or flexible card but is typically an FR 4 multi-layer board.
- the circuit board includes an array of metal contacts on its surface.
- the module is surface mounted onto the circuit board.
- a low temperature joining material is positioned between the contacts and the leads or solder balls/columns of the module and the structure is heated to reflow solder the module to the circuit board.
- eutectic solder may be deposited on the contacts and then the module positioned with leads or solder balls/columns on the circuit board contacts.
- amoebas may be prevented by using a lower temperature joining material for module to circuit board joining than for chip to module joining.
- a lower temperature joining material for module to circuit board joining for example, about eutectic 37/63% Pb/Sn solder may be used to join the leads/balls/columns of the module to the circuit board and a Pb/Sn solder with a significantly higher lead content (such as 50% to 90% Pb) can be used for connecting the high temperature C4 connections of the flip chip to the module.
- Amoebas can thus be prevented by keeping reflow temperatures below the melting temperature of joining materials used connect the flip-chip to the substrate.
- FIG. 3 illustrates another embodiment of the process of this invention for producing an information handling system. Steps 301 through 307 correspond approximately to steps 201 through 204 of FIG. 2 and will not be further described.
- step 308 the interconnect structure resulting from the process of FIG. 2, is mounted in an enclosure to provide protection from environmental hazards.
- signal input/output (I/O) cables electrical or optic
- step 310 a power supply is connected to the interconnect structure to operate its electrical components.
- FIG. 4 is a schematic partial cross section of a specific embodiment of this invention showing flip chip 402 attached to the top of an organic chip carrier substrate 404.
- a grid array of C4 solder joints 406 mechanically and electrically connect between an array of metal contacts on the flip-chip and a mirror image array of metal (such as copper) contacts on the top side of the substrate.
- C4 connections 406 are reenforced by encapsulant 408 which fills the volume around the C4 joints under the chip and is firmly attached to both the chip and substrate to protect the C4 joints from environmental hazards and to reduce thermal fatigue in the joints.
- a second array of contacts 410 such as copper pads.
- a low melting temperature joining material 412 (such as about eutectic solder) connects balls 414 of a high melting temperature material (such as 90% to 97% Pb solder with the around being mostly Sn).
- a circuit board 416 includes contacts 418 in a mirror image array to the array of contacts on the bottom of the module. Joining material 420 is positioned immediately between balls 414 and contacts 418 and the circuit board is reflow heated to attach substrate 404 to board 416.
- FIG. 5 is a schematic partial cross section of the specific embodiment of FIG. 4 showing a part of a chip 502 attached by encapsulated C4 connections to the chip carrier.
- Those skilled in the art are referred to U.S. Pat. No. 3,458,925 for details about C4 geometry.
- Excessive moisture in encapsulant 408, during reflow to surface mount the module to a circuit board will result in separation along the boundary between the encapsulant and a passivation layer 502 (glass, polyimide, silicon oxide) at 504.
- Melted low melting temperature electrically conductive joining material 506 will extrude along the boundary between the encapsulant and the high melting temperature C4 solder bump 406, and into the space created between the encapsulant and passivation layer at 504.
- the extruded electrically conductive material may result in electrical bridging (shorting) between the C4 connections.
- FIG. 6 is a cross section of flip chip 402 along lines 6--6 of FIG. 5 showing the outline of very thin amoeba 602 bridging between C4 connections 508 and 509.
- FIG. 7 is a schematic partial cross section of a specific embodiment of this invention similar to the embodiment of FIG. 4 showing flip chip 702 with encapsulated C4 connection to the bottom of an organic chip carrier 704 and with grid array solder ball connection 704 to part of a circuit board 706.
- the volume under the module is encapsulated after surface mounting to protect the chip and provide improved thermal performance.
- FIG. 8 is a schematic partial cross section of a specific embodiment of this invention showing flip chip 802 with encapsulated C4 connection to a ceramic chip carrier 804 and with solder columns 806 connecting the module to circuit board 808.
- modules with ceramic substrates may be connected using balls shown in FIG. 4 for organic chip carrier modules.
- the columns may be connected to contact pads on the module by casting or reflow soldering of joining material 810 as shown. Preferably the columns are connected prior to encapsulation of the flip-chip to avoid forming any amoebas.
- FIG. 9 is a schematic partial cross section of another specific embodiment of this invention showing flip chip 902 connected to the top of a two layer flexible substrate 904.
- Encapsulant 906 fills the volume around C4 connections 908.
- the module is connected by a grid array of solder balls 910 to circuit board 912. The solder balls are welded to contacts 910 and the module is reflow surface mount connected to contacts 912 on the circuit board using low temperature joining material 914.
- a frame 916 attached by adhesive 918 maintains the area of connection (to which the solder balls are attached) planar.
- heat spreader 920 is attached to the frame 916 by adhesive 922. The heat spreader also provides approximate hermetic sealing to greatly extend the shelf life of the modules.
- FIG. 10 is a schematic partial cross section of another specific embodiment of the invention similar the embodiment of FIG. 9 showing a flip chip 1002 attached to the bottom surface of a one layer flexible substrate 1004. Encapsulant 1006 is dispensed around C4 connections 1008. A grid array solder balls 1010 connects the module to circuit board 1012. In this embodiment the optional heat spreader 1014 does not provide any protection against the formation of amoebas.
- FIG. 11 schematically illustrates a specific embodiment of this invention in which flip chip 1102 is attached to a leaded chip carrier 1104.
- Leads 1106 are surface mount attached to contacts 1108 by reheating low melting temperature joining material 1110.
- FIG. 12 schematically illustrates the information handling system of this invention.
- An electrical interconnect assembly 1202 having two chip carrier modules 1204, 1206 is mounted in enclosure 1208 to protect the interconnect assembly from environmental hazards.
- Cable 1210 (optic or electrical) provides for I/O by connecting the interconnect assembly with computer peripherals (not shown) such as printers, keyboards, CRT's, and other information handling systems in a network.
- Power supply 1212 is electrically connected with the interconnect assembly to activate it.
Abstract
Description
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/450,845 US5535526A (en) | 1994-01-07 | 1995-05-25 | Apparatus for surface mounting flip chip carrier modules |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/178,994 US5473814A (en) | 1994-01-07 | 1994-01-07 | Process for surface mounting flip chip carrier modules |
US08/450,845 US5535526A (en) | 1994-01-07 | 1995-05-25 | Apparatus for surface mounting flip chip carrier modules |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/178,994 Division US5473814A (en) | 1994-01-07 | 1994-01-07 | Process for surface mounting flip chip carrier modules |
Publications (1)
Publication Number | Publication Date |
---|---|
US5535526A true US5535526A (en) | 1996-07-16 |
Family
ID=22654786
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/178,994 Expired - Lifetime US5473814A (en) | 1994-01-07 | 1994-01-07 | Process for surface mounting flip chip carrier modules |
US08/450,845 Expired - Fee Related US5535526A (en) | 1994-01-07 | 1995-05-25 | Apparatus for surface mounting flip chip carrier modules |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/178,994 Expired - Lifetime US5473814A (en) | 1994-01-07 | 1994-01-07 | Process for surface mounting flip chip carrier modules |
Country Status (5)
Country | Link |
---|---|
US (2) | US5473814A (en) |
KR (1) | KR0156065B1 (en) |
CN (1) | CN1137505C (en) |
MY (1) | MY125582A (en) |
TW (1) | TW255983B (en) |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5729440A (en) * | 1995-05-25 | 1998-03-17 | International Business Machines Corporation | Solder hierarchy for chip attachment to substrates |
US5790384A (en) * | 1997-06-26 | 1998-08-04 | International Business Machines Corporation | Bare die multiple dies for direct attach |
US5926379A (en) * | 1995-12-07 | 1999-07-20 | Sagem Sa | Electronic card assembly by means of solder connections |
US6235996B1 (en) * | 1998-01-28 | 2001-05-22 | International Business Machines Corporation | Interconnection structure and process module assembly and rework |
US6288451B1 (en) * | 1998-06-24 | 2001-09-11 | Vanguard International Semiconductor Corporation | Flip-chip package utilizing a printed circuit board having a roughened surface for increasing bond strength |
US6333563B1 (en) | 2000-06-06 | 2001-12-25 | International Business Machines Corporation | Electrical interconnection package and method thereof |
US20020144388A1 (en) * | 2001-03-27 | 2002-10-10 | Jacky Mercier | Method of assembling vehicle opening leaves |
US6534848B1 (en) * | 2000-09-07 | 2003-03-18 | International Business Machines Corporation | Electrical coupling of a stiffener to a chip carrier |
US20030053233A1 (en) * | 2001-09-20 | 2003-03-20 | Felton Lawrence E. | Optical switching apparatus and method for assembling same |
US20030075794A1 (en) * | 2001-10-23 | 2003-04-24 | Felton Lawrence E. | MEMS capping method and apparatus |
US6640423B1 (en) | 2000-07-18 | 2003-11-04 | Endwave Corporation | Apparatus and method for the placement and bonding of a die on a substrate |
US20040061192A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using a flip bonding technique |
US20040063239A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using an intermediate electrode layer |
US20040063237A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using a dummy handling substrate |
US20040070080A1 (en) * | 2001-02-27 | 2004-04-15 | Chippac, Inc | Low cost, high performance flip chip package structure |
US20040155336A1 (en) * | 2003-02-05 | 2004-08-12 | Matsushita Electric Industrial Co., Ltd. | Soldering method, component to be joined by the soldering method, and joining structure |
US20050056944A1 (en) * | 2001-02-27 | 2005-03-17 | Chippac, Inc. | Super-thin high speed flip chip package |
US20050126686A1 (en) * | 2003-12-11 | 2005-06-16 | Cheong Yew W. | Combination back grind tape and underfill for flip chips |
US20050151147A1 (en) * | 2003-12-22 | 2005-07-14 | Kunihiro Izuno | Semiconductor device and method for manufacturing the same |
US20060045641A1 (en) * | 2004-08-27 | 2006-03-02 | Ford Motor Company | Machining system with integrated chip hopper |
US20060060636A1 (en) * | 2004-09-22 | 2006-03-23 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US20060066935A1 (en) * | 2004-09-27 | 2006-03-30 | Cummings William J | Process for modifying offset voltage characteristics of an interferometric modulator |
US20060084250A1 (en) * | 1996-12-12 | 2006-04-20 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US20060274497A1 (en) * | 2005-06-03 | 2006-12-07 | Via Technologies, Inc. | Electronic apparatus with thermal module |
US7630119B2 (en) * | 2004-09-27 | 2009-12-08 | Qualcomm Mems Technologies, Inc. | Apparatus and method for reducing slippage between structures in an interferometric modulator |
US20110074028A1 (en) * | 2004-10-07 | 2011-03-31 | Stats Chippac, Ltd. | Semiconductor Device and Method of Dissipating Heat From Thin Package-on-Package Mounted to Substrate |
USRE44438E1 (en) | 2001-02-27 | 2013-08-13 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
US20160093786A1 (en) * | 2014-09-30 | 2016-03-31 | Nichia Corporation | Light source, method for manufacturing the light source, and method for mounting the light source |
US20190067176A1 (en) * | 2016-03-22 | 2019-02-28 | Intel Corporation | Void reduction in solder joints using off-eutectic solder |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2113752C (en) * | 1994-01-19 | 1999-03-02 | Stephen Michael Rooks | Inspection system for cross-sectional imaging |
JP2664878B2 (en) * | 1994-01-31 | 1997-10-22 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Semiconductor chip package and method of manufacturing the same |
US5834339A (en) | 1996-03-07 | 1998-11-10 | Tessera, Inc. | Methods for providing void-free layers for semiconductor assemblies |
JP3348528B2 (en) * | 1994-07-20 | 2002-11-20 | 富士通株式会社 | Method for manufacturing semiconductor device, method for manufacturing semiconductor device and electronic circuit device, and electronic circuit device |
US5572405A (en) * | 1995-06-07 | 1996-11-05 | International Business Machines Corporation (Ibm) | Thermally enhanced ball grid array package |
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
US5891795A (en) * | 1996-03-18 | 1999-04-06 | Motorola, Inc. | High density interconnect substrate |
US6000126A (en) * | 1996-03-29 | 1999-12-14 | General Dynamics Information Systems, Inc. | Method and apparatus for connecting area grid arrays to printed wire board |
US6033930A (en) * | 1996-07-23 | 2000-03-07 | Matsushita Electronics Corporation | Lead frame carrying method and lead frame carrying apparatus |
US5766021A (en) * | 1996-10-01 | 1998-06-16 | Augat Inc. | BGA interconnectors |
US5891754A (en) * | 1997-02-11 | 1999-04-06 | Delco Electronics Corp. | Method of inspecting integrated circuit solder joints with x-ray detectable encapsulant |
US5994166A (en) | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
US6330967B1 (en) | 1997-03-13 | 2001-12-18 | International Business Machines Corporation | Process to produce a high temperature interconnection |
US5953623A (en) * | 1997-04-10 | 1999-09-14 | International Business Machines Corporation | Ball limiting metal mask and tin enrichment of high melting point solder for low temperature interconnection |
JPH1154884A (en) * | 1997-08-06 | 1999-02-26 | Nec Corp | Mounting structure for semiconductor device |
US6369451B2 (en) * | 1998-01-13 | 2002-04-09 | Paul T. Lin | Solder balls and columns with stratified underfills on substrate for flip chip joining |
US6121679A (en) * | 1998-03-10 | 2000-09-19 | Luvara; John J. | Structure for printed circuit design |
US6310303B1 (en) | 1998-03-10 | 2001-10-30 | John J. Luvara | Structure for printed circuit design |
US6177728B1 (en) * | 1998-04-28 | 2001-01-23 | International Business Machines Corporation | Integrated circuit chip device having balanced thermal expansion |
US6133064A (en) * | 1999-05-27 | 2000-10-17 | Lsi Logic Corporation | Flip chip ball grid array package with laminated substrate |
US6670719B2 (en) | 1999-08-25 | 2003-12-30 | Micron Technology, Inc. | Microelectronic device package filled with liquid or pressurized gas and associated method of manufacture |
US7276788B1 (en) | 1999-08-25 | 2007-10-02 | Micron Technology, Inc. | Hydrophobic foamed insulators for high density circuits |
US7335965B2 (en) | 1999-08-25 | 2008-02-26 | Micron Technology, Inc. | Packaging of electronic chips with air-bridge structures |
US6709968B1 (en) * | 2000-08-16 | 2004-03-23 | Micron Technology, Inc. | Microelectronic device with package with conductive elements and associated method of manufacture |
JP2001217340A (en) * | 2000-02-01 | 2001-08-10 | Nec Corp | Semiconductor device and manufacturing method therefor |
US6413827B2 (en) | 2000-02-14 | 2002-07-02 | Paul A. Farrar | Low dielectric constant shallow trench isolation |
US6677209B2 (en) | 2000-02-14 | 2004-01-13 | Micron Technology, Inc. | Low dielectric constant STI with SOI devices |
US6890847B1 (en) | 2000-02-22 | 2005-05-10 | Micron Technology, Inc. | Polynorbornene foam insulation for integrated circuits |
JP3793143B2 (en) * | 2002-11-28 | 2006-07-05 | 株式会社シマノ | Bicycle electronic control device |
US7192892B2 (en) | 2003-03-04 | 2007-03-20 | Micron Technology, Inc. | Atomic layer deposited dielectric layers |
DE10333841B4 (en) * | 2003-07-24 | 2007-05-10 | Infineon Technologies Ag | A method of producing a benefit having semiconductor device locations arranged in rows and columns and methods of making a semiconductor device |
US20050137882A1 (en) * | 2003-12-17 | 2005-06-23 | Cameron Don T. | Method for authenticating goods |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US20080160173A1 (en) * | 2006-12-27 | 2008-07-03 | Nokia Corporation | Component Moulding Process |
US8362609B1 (en) | 2009-10-27 | 2013-01-29 | Xilinx, Inc. | Integrated circuit package and method of forming an integrated circuit package |
US8810028B1 (en) | 2010-06-30 | 2014-08-19 | Xilinx, Inc. | Integrated circuit packaging devices and methods |
TW201208007A (en) * | 2010-08-02 | 2012-02-16 | Advanced Semiconductor Eng | Semiconductor package |
US9105629B2 (en) | 2013-03-07 | 2015-08-11 | International Business Machines Corporation | Selective area heating for 3D chip stack |
JP6230520B2 (en) * | 2014-10-29 | 2017-11-15 | キヤノン株式会社 | Printed circuit board and electronic device |
US20190006531A1 (en) * | 2017-06-30 | 2019-01-03 | Semiconductor Components Industries, Llc | CISCSP Package and Related Methods |
US10834827B2 (en) * | 2017-09-14 | 2020-11-10 | HELLA GmbH & Co. KGaA | System for potting components using a cap |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3657790A (en) * | 1969-04-02 | 1972-04-25 | Hughes Aircraft Co | Apparatus for handling and bonding flip-chips to printed circuit substrates |
US4836434A (en) * | 1985-05-31 | 1989-06-06 | Hitachi, Ltd. | Method and apparatus for airtightly packaging semiconductor package |
US4996939A (en) * | 1988-11-03 | 1991-03-05 | D.E.M. Controls Of Canada, Inc. | Apparatus for drying printed circuit boards |
US5142873A (en) * | 1990-02-15 | 1992-09-01 | E. I. Du Pont De Nemours And Company | Vapor control system for vapor degreasing/defluxing equipment |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3401126A (en) * | 1965-06-18 | 1968-09-10 | Ibm | Method of rendering noble metal conductive composition non-wettable by solder |
US3429040A (en) * | 1965-06-18 | 1969-02-25 | Ibm | Method of joining a component to a substrate |
US3458925A (en) * | 1966-01-20 | 1969-08-05 | Ibm | Method of forming solder mounds on substrates |
US3518756A (en) * | 1967-08-22 | 1970-07-07 | Ibm | Fabrication of multilevel ceramic,microelectronic structures |
US3554877A (en) * | 1968-02-07 | 1971-01-12 | Us Army | Method of making printed circuit assemblies |
US3988405A (en) * | 1971-04-07 | 1976-10-26 | Smith Robert D | Process for forming thin walled articles or thin sheets |
US3791858A (en) * | 1971-12-13 | 1974-02-12 | Ibm | Method of forming multi-layer circuit panels |
US4202007A (en) * | 1978-06-23 | 1980-05-06 | International Business Machines Corporation | Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers |
US4604644A (en) * | 1985-01-28 | 1986-08-05 | International Business Machines Corporation | Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making |
JPS61271319A (en) * | 1985-05-24 | 1986-12-01 | Shin Etsu Chem Co Ltd | Epoxy resin composition for semiconductor sealing |
US4681654A (en) * | 1986-05-21 | 1987-07-21 | International Business Machines Corporation | Flexible film semiconductor chip carrier |
KR960015106B1 (en) * | 1986-11-25 | 1996-10-28 | 가부시기가이샤 히다찌세이사꾸쇼 | Surface package type semiconductor package |
US4766670A (en) * | 1987-02-02 | 1988-08-30 | International Business Machines Corporation | Full panel electronic packaging structure and method of making same |
US5159535A (en) * | 1987-03-11 | 1992-10-27 | International Business Machines Corporation | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US4999699A (en) * | 1990-03-14 | 1991-03-12 | International Business Machines Corporation | Solder interconnection structure and process for making |
US5089440A (en) * | 1990-03-14 | 1992-02-18 | International Business Machines Corporation | Solder interconnection structure and process for making |
JP2657429B2 (en) * | 1990-04-09 | 1997-09-24 | 株式会社ミクロ技術研究所 | Circuit mounting method for circuit board and circuit board used for the method |
US5147084A (en) * | 1990-07-18 | 1992-09-15 | International Business Machines Corporation | Interconnection structure and test method |
US5194930A (en) * | 1991-09-16 | 1993-03-16 | International Business Machines | Dielectric composition and solder interconnection structure for its use |
US5274913A (en) * | 1991-10-25 | 1994-01-04 | International Business Machines Corporation | Method of fabricating a reworkable module |
US5203076A (en) * | 1991-12-23 | 1993-04-20 | Motorola, Inc. | Vacuum infiltration of underfill material for flip-chip devices |
-
1994
- 1994-01-07 US US08/178,994 patent/US5473814A/en not_active Expired - Lifetime
- 1994-12-12 TW TW083111567A patent/TW255983B/en active
- 1994-12-28 MY MYPI94003537A patent/MY125582A/en unknown
- 1994-12-30 CN CNB941135357A patent/CN1137505C/en not_active Expired - Lifetime
-
1995
- 1995-01-06 KR KR1019950000161A patent/KR0156065B1/en not_active IP Right Cessation
- 1995-05-25 US US08/450,845 patent/US5535526A/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3657790A (en) * | 1969-04-02 | 1972-04-25 | Hughes Aircraft Co | Apparatus for handling and bonding flip-chips to printed circuit substrates |
US4836434A (en) * | 1985-05-31 | 1989-06-06 | Hitachi, Ltd. | Method and apparatus for airtightly packaging semiconductor package |
US4996939A (en) * | 1988-11-03 | 1991-03-05 | D.E.M. Controls Of Canada, Inc. | Apparatus for drying printed circuit boards |
US5142873A (en) * | 1990-02-15 | 1992-09-01 | E. I. Du Pont De Nemours And Company | Vapor control system for vapor degreasing/defluxing equipment |
Cited By (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5729440A (en) * | 1995-05-25 | 1998-03-17 | International Business Machines Corporation | Solder hierarchy for chip attachment to substrates |
US5926379A (en) * | 1995-12-07 | 1999-07-20 | Sagem Sa | Electronic card assembly by means of solder connections |
US20060084250A1 (en) * | 1996-12-12 | 2006-04-20 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US7276400B2 (en) | 1996-12-12 | 2007-10-02 | Tessera, Inc. | Methods of making microelectronic packages with conductive elastomeric posts |
US5790384A (en) * | 1997-06-26 | 1998-08-04 | International Business Machines Corporation | Bare die multiple dies for direct attach |
US6574859B2 (en) | 1998-01-28 | 2003-06-10 | International Business Machines Corporation | Interconnection process for module assembly and rework |
US6235996B1 (en) * | 1998-01-28 | 2001-05-22 | International Business Machines Corporation | Interconnection structure and process module assembly and rework |
US6288451B1 (en) * | 1998-06-24 | 2001-09-11 | Vanguard International Semiconductor Corporation | Flip-chip package utilizing a printed circuit board having a roughened surface for increasing bond strength |
US6333563B1 (en) | 2000-06-06 | 2001-12-25 | International Business Machines Corporation | Electrical interconnection package and method thereof |
US6640423B1 (en) | 2000-07-18 | 2003-11-04 | Endwave Corporation | Apparatus and method for the placement and bonding of a die on a substrate |
US6699736B2 (en) | 2000-09-07 | 2004-03-02 | International Business Machines Corporation | Electrical coupling of a stiffener to a chip carrier |
US6534848B1 (en) * | 2000-09-07 | 2003-03-18 | International Business Machines Corporation | Electrical coupling of a stiffener to a chip carrier |
US8941235B2 (en) | 2001-02-27 | 2015-01-27 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
US20040070080A1 (en) * | 2001-02-27 | 2004-04-15 | Chippac, Inc | Low cost, high performance flip chip package structure |
USRE44438E1 (en) | 2001-02-27 | 2013-08-13 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
US20050056944A1 (en) * | 2001-02-27 | 2005-03-17 | Chippac, Inc. | Super-thin high speed flip chip package |
US20020144388A1 (en) * | 2001-03-27 | 2002-10-10 | Jacky Mercier | Method of assembling vehicle opening leaves |
US20030053233A1 (en) * | 2001-09-20 | 2003-03-20 | Felton Lawrence E. | Optical switching apparatus and method for assembling same |
US6940636B2 (en) * | 2001-09-20 | 2005-09-06 | Analog Devices, Inc. | Optical switching apparatus and method of assembling same |
US20030075794A1 (en) * | 2001-10-23 | 2003-04-24 | Felton Lawrence E. | MEMS capping method and apparatus |
US20040063239A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using an intermediate electrode layer |
US6933163B2 (en) | 2002-09-27 | 2005-08-23 | Analog Devices, Inc. | Fabricating integrated micro-electromechanical systems using an intermediate electrode layer |
US6964882B2 (en) | 2002-09-27 | 2005-11-15 | Analog Devices, Inc. | Fabricating complex micro-electromechanical systems using a flip bonding technique |
US20040063237A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using a dummy handling substrate |
US20040061192A1 (en) * | 2002-09-27 | 2004-04-01 | Chang-Han Yun | Fabricating complex micro-electromechanical systems using a flip bonding technique |
US20040155336A1 (en) * | 2003-02-05 | 2004-08-12 | Matsushita Electric Industrial Co., Ltd. | Soldering method, component to be joined by the soldering method, and joining structure |
US7473476B2 (en) * | 2003-02-05 | 2009-01-06 | Panasonic Corporation | Soldering method, component to be joined by the soldering method, and joining structure |
US20050126686A1 (en) * | 2003-12-11 | 2005-06-16 | Cheong Yew W. | Combination back grind tape and underfill for flip chips |
US20090239388A1 (en) * | 2003-12-22 | 2009-09-24 | Nichia Corporation | Semiconductor device and method for manufacturing the same |
US20050151147A1 (en) * | 2003-12-22 | 2005-07-14 | Kunihiro Izuno | Semiconductor device and method for manufacturing the same |
US7528077B2 (en) * | 2003-12-22 | 2009-05-05 | Nichia Corporation | Semiconductor device and method for manufacturing the same |
US7811946B2 (en) | 2003-12-22 | 2010-10-12 | Nichia Corporation | Semiconductor device and method for manufacturing the same |
US20060045641A1 (en) * | 2004-08-27 | 2006-03-02 | Ford Motor Company | Machining system with integrated chip hopper |
US20060060636A1 (en) * | 2004-09-22 | 2006-03-23 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US20080261350A1 (en) * | 2004-09-22 | 2008-10-23 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US7445141B2 (en) * | 2004-09-22 | 2008-11-04 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US7900809B2 (en) | 2004-09-22 | 2011-03-08 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US20060066935A1 (en) * | 2004-09-27 | 2006-03-30 | Cummings William J | Process for modifying offset voltage characteristics of an interferometric modulator |
US7948671B2 (en) | 2004-09-27 | 2011-05-24 | Qualcomm Mems Technologies, Inc. | Apparatus and method for reducing slippage between structures in an interferometric modulator |
US7532386B2 (en) | 2004-09-27 | 2009-05-12 | Idc, Llc | Process for modifying offset voltage characteristics of an interferometric modulator |
US20080093688A1 (en) * | 2004-09-27 | 2008-04-24 | Idc, Llc | Process for modifying offset voltage characteristics of an interferometric modulator |
US7630119B2 (en) * | 2004-09-27 | 2009-12-08 | Qualcomm Mems Technologies, Inc. | Apparatus and method for reducing slippage between structures in an interferometric modulator |
US7924494B2 (en) | 2004-09-27 | 2011-04-12 | Qualcomm Mems Technologies, Inc. | Apparatus and method for reducing slippage between structures in an interferometric modulator |
US8143108B2 (en) | 2004-10-07 | 2012-03-27 | Stats Chippac, Ltd. | Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate |
US20110074028A1 (en) * | 2004-10-07 | 2011-03-31 | Stats Chippac, Ltd. | Semiconductor Device and Method of Dissipating Heat From Thin Package-on-Package Mounted to Substrate |
US20060274497A1 (en) * | 2005-06-03 | 2006-12-07 | Via Technologies, Inc. | Electronic apparatus with thermal module |
US7310224B2 (en) * | 2005-06-03 | 2007-12-18 | Via Technologies, Inc. | Electronic apparatus with thermal module |
US20160093786A1 (en) * | 2014-09-30 | 2016-03-31 | Nichia Corporation | Light source, method for manufacturing the light source, and method for mounting the light source |
US9520544B2 (en) * | 2014-09-30 | 2016-12-13 | Nichia Corporation | Light source including ceramic substrate mounted on mounting substrate |
US10833235B2 (en) | 2014-09-30 | 2020-11-10 | Nichia Corporation | Light source, method of manufacturing the light source, and method of mounting the light source |
US20190067176A1 (en) * | 2016-03-22 | 2019-02-28 | Intel Corporation | Void reduction in solder joints using off-eutectic solder |
Also Published As
Publication number | Publication date |
---|---|
MY125582A (en) | 2006-08-30 |
CN1137505C (en) | 2004-02-04 |
TW255983B (en) | 1995-09-01 |
KR0156065B1 (en) | 1998-12-15 |
US5473814A (en) | 1995-12-12 |
CN1125356A (en) | 1996-06-26 |
KR950024625A (en) | 1995-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5535526A (en) | Apparatus for surface mounting flip chip carrier modules | |
US5925936A (en) | Semiconductor device for face down bonding to a mounting substrate and a method of manufacturing the same | |
US6020221A (en) | Process for manufacturing a semiconductor device having a stiffener member | |
US5203075A (en) | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders | |
US5261155A (en) | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders | |
JP4703556B2 (en) | Method of attaching flip chip to electrical substrate, flip chip assembly and method of forming underfill coated wafer | |
US6646338B2 (en) | Film carrier tape, semiconductor assembly, semiconductor device, and method of manufacturing the same, mounted board, and electronic instrument | |
US5859470A (en) | Interconnection of a carrier substrate and a semiconductor device | |
JP3127151B2 (en) | Solder structure, electronic component assembly, and method of manufacturing electronic component assembly | |
JP3481117B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH08255965A (en) | Microchip module assembly | |
JPH09205163A (en) | Semiconductor packaging structure and formation of semiconductor package | |
CN1222993C (en) | Packaging device for small semiconductor | |
JP2001203318A (en) | Semiconductor assembly having plural flip-chips | |
US20030042618A1 (en) | Semiconductor device and a method of manufacturing the same | |
US20060043603A1 (en) | Low temperature PB-free processing for semiconductor devices | |
US6259155B1 (en) | Polymer enhanced column grid array | |
JP2977763B2 (en) | Method of manufacturing an encapsulated chip-on-board electronic module | |
JPH01303730A (en) | Mounting structure of semiconductor element and manufacture thereof | |
US6649833B1 (en) | Negative volume expansion lead-free electrical connection | |
US6978540B2 (en) | Method for pre-applied thermoplastic reinforcement of electronic components | |
JP2000277573A (en) | Integrated circuit, package thereof packaging method therefor, and manufacture thereof | |
US20020125568A1 (en) | Method Of Fabricating Chip-Scale Packages And Resulting Structures | |
US20040080034A1 (en) | Area array semiconductor device and electronic circuit board utilizing the same | |
JPH09293755A (en) | Semiconductor device and its manufacturing and mounting method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20080716 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |