|Publication number||US5541869 A|
|Application number||US 08/211,844|
|Publication date||Jul 30, 1996|
|Filing date||Oct 20, 1992|
|Priority date||Oct 22, 1991|
|Also published as||DE69224993D1, EP0610278A1, EP0610278B1, WO1993008575A1|
|Publication number||08211844, 211844, PCT/1992/1929, PCT/GB/1992/001929, PCT/GB/1992/01929, PCT/GB/92/001929, PCT/GB/92/01929, PCT/GB1992/001929, PCT/GB1992/01929, PCT/GB1992001929, PCT/GB199201929, PCT/GB92/001929, PCT/GB92/01929, PCT/GB92001929, PCT/GB9201929, US 5541869 A, US 5541869A, US-A-5541869, US5541869 A, US5541869A|
|Inventors||Mervyn J. Rose, Janos Hajto, Alan E. Owen, Ian S. Osborne, Anthony J. Snell, Peter G. Le Comber, deceased|
|Original Assignee||British Telecommunications, Plc|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Non-Patent Citations (2), Referenced by (129), Classifications (10), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates to resistive memory elements suitable for use as synaptic elements in neural networks.
2. Related Art and Other Considerations
Resistive memory elements usually take the form of a resistive layer which is located between two electrodes, e.g. metallic electrodes, which give access to the element. The resistive layer is usually formed of a host material, e.g. amorphous silicon, which contains a dopant to improve its host properties. In addition, the memory element includes an active species which plays a substantial part in the conduction of an electric current and adjusts the resistance of the resistive layer. The active species is usually a metal dispersed in the host as small particles or as atoms.
(Synaptic elements are usually configured as arrays in which many elements, e.g. 103 -108, are supported on a single substrate. The substrate provides mechanical support for all of the elements, but the substrate has little or no effect upon the preformance of the elements.)
Each element may have its own separate electrodes, so that arrays can be connected into networks as desired. It is also possible that any one element may share one or both of its electrodes with other elements. This means that the elements are permanently connected into particular network patterns. Arrays of elements are conveniently manufactured by depositing the various layers on a suitable substrate. The layers may be patterned by using well established techniques such as masking and etching.
It has been mentioned above that the resistive layer is usually formed of a host material which includes an active species. The elements V, Co, Ni, Pd, Fe and Mn are particularly suitable as the active species for use with amorphous silicon as the host material. The active species is conveniently introduced into a memory element by making one electrode out of the active species and causing it to migrate into the host. The process of migration is "forming" and it comprises applying a high voltage, e.g. of the order 8-35 volts, for a short time, e.g. 200-1,000 ns. The forming process reduces the resistance of the element from a very high value (in practice an infinite value) to a value which is suitable for use in a neural network, e.g. to a value within the range 103 -106 Ω.
It is emphasized that forming introduce the active species into the host material to give an initial value to the resistance. After forming, the resistance can be adjusted to a target value, and it is possible for the resistance to be adjusted and readjusted many times during the life of an element. The resistance of the element is used as the memory parameter. Resistive elements are used as the programmable memories in neural networks. The circuitry of a neural network addresses a particular element by applying an address voltage to the element, whereby the resistance of the element produces a particular current.
It is important to recognize that each element has two threshold voltages. The lower threshold voltage represents the upper limit for the address voltage. In other words the element is addressed by applying a voltage less than the lower threshold voltage to it. The upper threshold voltage constitutes the value at which the forming process may occur. Thus a voltage in excess of the upper threshold voltage is normally applied to each element in order to form it and, thereafter it is undesirable to apply voltages above the upper threshold value. Voltages which lie between the upper and lower threshold values are conveniently called "programming" voltages because voltages in this range are utilized to adjust the resistance of the element. Since the resistance of the element constitutes the memory parameter, voltages between the upper and lower threshold values are utilized for a process equivalent to the storage of data. (The data stored in its synaptic elements is an important part of the program of a neural network.)
It has been proposed to adjust the resistance of a synaptic element by applying thereto a voltage the value of which is selected so as to produce the desired result. It has been found that this method is difficult to operate because it is difficult to ascertain the value required to achieve the desired result. It is an object of this invention to facilitate the adjustment of the resistance of a memory element to a target value.
this invention is based on the unexpected discovery that the resistance of an element can be adjusted to a target value by varying the time for which the voltage is applied (instead of varying the magnitude). Thus, the resistance of an element can be adjusted to a target value by selecting a suitable voltage and applying a pulse of an appropriate duration. Preferably, the duration of the pulse is between 10-1,000 ns. The polarity of the pulse is important in that one polarity causes a decrease in the value of the resistance, and the opposite polarity causes an increase in the value of the resistance.
It is possible to establish correlations between pulse duration and resistance values. Using such a correlation, a target value of resistance can be achieved by applying a pulse of the appropriate duration and polarity. However, the variability of the forming step makes it difficult to establish an accurate correlation which has wide, general applicability. This invention includes a preferred embodiment which allows pulse widths to be used for adjusting the resistance of a memory element, even when no accurate correlation is available.
The preferred embodiment of the invention is based upon the discovery that, when several pulses of different duration are applied to a memory element, the result is determined only by the longest pulse. Thus, when shorter pulses are applied after a longer pulse, the subsequent, shorter pulses produce no noticeable effect.
This observation gives rise to a preferred method.
(a) Depending on whether the resistance of the element is too high or too low, the appropriate polarity is selected.
(b) A series of pulses is applied. It is convenient to measure the resistance after each pulse. The series includes later pulses which have longer durations than earlier pulses. Preferably the duration of each pulse is greater than the duration of its predecessor.
(c) When the resistance of the element approximates or passes the target value, the series is terminated.
At the completion of step (c) the resistance may, fortuitously, be close enough to the target value to regard the adjustment as complete. Alternatively, the process will overshoot.
The overshoot cannot be corrected by continuing with the same polarity, but the following procedure enables a further adjustment to the value of the resistance to be made. The further procedure comprises repeating the (a), (b) and (c) given above, but selecting the reverse polarity in step (a). In addition smaller increments in pulse duration are preferably used during step (b) whereby a smaller overshoot, if any, results. This procedure can be repeated as often as desired using reverse polarity and smaller increments in pulse duration at each repetition. For example, in a first series of pulses, the pulse duration may be increased by a constant increments of 100 ns, e.g. pulses of 100 ns, 200 ns, 300 ns and so on are applied until the series overshoots the target value.
In the next series the reverse polarity is used and the pulse durations are increased by increments of 10 ns, e.g. pulse durations of 10 ns, 20 ns, 30 ns and so on would be appropriate. It will be appreciated that further sequences may be utilised, each being of opposite polarity to its predecessor and having a shorter pulse increment than its predecessor. It is suggested that, for most cases, increments of 10 nm will produce the target value as closely as desired.
The invention will now be described by way of example with reference to the accompanying drawing which shows a single synaptic element which is assumed to be comprised in an array of similar elements (now shown in the drawing).
The element shown in the FIGURE is mechanically supported on a substrate 10. Since many, e.g. 104, other similar elements (not shown) are supported on the same substrate 10 it is important that the substrate has a high electrical resistance. A glass sheet is suitable but a sheet of silicon the surface of which has been oxidized to SiO2 is preferred. The thickness of the substrate 10 is not of major importance provided it is capable of supporting the device.
The synaptic element comprises a metallic layer, generally indicated by the numeral 12. Layer 12 is conveniently 50 to 100 nm thick and Cr is a suitable metal. The host material 11, e.g. amorphous silicon doped with a small amount of boron, is also supported on the substrate 10 but the host material partially overlaps and is in electrical contact with part of the metallic layer 12. Thus the layer 12 comprises two functional regions; namely a first electrode 13 in contact with host material 11 and first contact 14 to which external electrical leads may be attached.
The host material 11 is surrounded by an insulating matrix 15. A second metallic region 16 overlays the insulating matrix 15. Preferably the second metallic region 16 is vanadium and it is 40-70 nm thick. As an alternative to the preferred metal (V) other metals, e.g. Co, Ni, Pd, Fe and Mn also give very good results. The second metallic region 16 includes a cap electrode 17 and a second contact region 18, which is in mechanical contact with the substance 10. The cap electrode 17 passes through an aperture in the insulating matrix 15 to make electrical contact with the host material 11. The size and location of this aperture defines the electrode 17. There is a region 19 of the host material 11 which is located between the cap electrode 17 and the first electrode 13. The region 19 predominates in the passage of an electric current through the synaptic element. Forming and programming probably affect the properties of the region 19.
In use, e.g. when the element is connected into a neural network, external connectors are attached to the contacts 14 and 18 whereby the host material, and preferably its region 19, are incorporated into an external circuit.
One method of producing an array of synaptic elements, each as shown in the FIGURE will now be described by way of example.
First, a uniform metallic layer was deposited onto the substrate 10 using an evaporative technique. The uniform layer was etched, using conventional mask techniques, into the metallic sheet 12. Host material was deposited, using plasma enhanced chemical vapour deposition at 220°-300°, to give a complete layer preferably 60-150 nm thick. Using conventional masks and etching the complete layer as divided into the individual synaptic elements 11.
Next, an insulating layer was applied over the whole substrate, including the host regions 11 and the first electrodes 13. Unwanted insulating material was removed using conventional masking and etching techniques. Thus the insulating material between the elements was removed and the first contacts 14 were exposed. The substrate between the individual elements was also exposed.
A significant feature of the etching is that an aperture (in the insulating material) was created on top of each host region 11. This aperture is important because it defined accurately the position and size of the cap electrode 17. The etching of the insulating layer is a convenient way of providing accurate apertures.
Finally, an overall second metallic layer was deposited and etched to give the cap electrode 17 and the second contact region 18. The second metallic layer filled the apertures in the insulating layer so that size and location of the cap electrode 17 was accurately defined by the apertures. Etching the second metallic layer completes this part of the process and gives elements as shown in the FIGURE.
After the depositions and shapings were complete, the preparation of the synaptic element was completed by "forming". Forming comprised: applying a voltage of +16 volts for 300 ns to cap electrode 17. The application of this voltage caused the resistance of the element to drop from a very high, effectively infinite value, to a lower value within the range 1-2,000 kΩ. The forming process renders the element usable as a resistive synaptic element, but the resistance thereof needs to be adjusted to a target value, and this can be done by applying programming voltages to control the resistance as necessary. It is interesting to note that the forming pulse had positive polarity, and it caused a reduction in the resistance. After the forming pulse has been applied, a positive voltage will tend to increase the resistance of the element and a negative voltage will tend to cause a decrease. That is, after forming, the effect of polarity is reversed.
It should be noted that forming leaves the resistance at an arbitrary value. There are three ways of dealing with this circumstance.
(a) Applying a long negative pulse, e.g. -3v for 10 μs, to adjust the resistance to a low value. Thus first programming will always need to increase a low initial value to a higher target value.
(b) apply a long positive pulse, e.g. +3V for 10 μs, to adjust the resistance to a high value. Thus first programming will always need to reduce a high initial value to a lower target value.
(c) Take no preliminary action to adjust the initial value of resistance which occurs after forming. This means that the resistance value at first programming is arbitrary and it is necessary to measure the resistance value in order to decide which polarity to use for the first programming.
Although it has been experimentally demonstrated that the forming and programming processes create the resistance as appropriate, these processes are not fully understood. It is believed that forming transfers some material from the electrode 17 into the region 19, whereby the transferred material acts as an active species for the conduction of an electric current through the element. According to this hypothesis, the programming voltages affect the distribution and/or the concentration of the active species whereby the resistance of the element is affected. Whatever the explanation, it has been experimentally observed that the application of pulses in accordance with the invention adjusts the resistance of the element to a target value.
In this specification voltages are specified as applied to electrode 17 with electrode 13 as the zero reference. The forming was achieved with +16 volts.
Tables 1, 2, 3 and 4 below illustrate the effect produced by pulses of varying duration on three synaptic elements made as described above. In all cases procedure (a) was adopted, i.e. after forming the resistance was adjusted to a low value whereby programming was required to increase the value of the resistance.
TABLE 1______________________________________Pulse Height +2.6 V PULSE DURATION RESISTANCEPULSE NUMBER ns kΩ______________________________________1. 10 4.572. 20 103. 50 26.34. 100 56.25. 200 1216. 600 3987. 1000 6608. 2000 1380______________________________________
TABLE 2______________________________________Pulse height +2.4 V PULSE DURATION RESISTANCEPULSE NUMBER ns kΩ______________________________________1. 10 2.752. 20 4.753. 50 13.14. 100 27.55. 200 56.26. 600 1787. 1000 3168. 2000 6309. 5000 1780______________________________________
TABLE 3______________________________________Pulse Height +2.13 V PULSE DURATION RESISTANCEPULSE NO. ns kΩ______________________________________1. 10 2.52. 20 2.53. 30 3.234. 50 4.785. 100 9.556. 200 21.377. 400 46.68. 600 72.49. 1000 12010. 2000 26311. 4000 56212. 10000 1320______________________________________
It will be noted that pulse 4 of Table 1 had a duration of 100 ns and it gave a resistance of 56.2 kΩ. Pulse 2 preceded pulse 4, the duration of pulse 2 was 20 ns and it gave a resistance of 10 kΩ. If a pulse of 20 ns were applied after pulse 4, the resistance would remain at 56.2 kΩ, i.e. the shorter pulse would have no effect. It will also be noted that pulse 7 of Table 1 had a duration of 1,000 ns and it gave a result of 660 kΩ. If a pulse of 1,000 ns had been applied immediately after forming, i.e. if pulses 1-6 had been omitted, the result would still have been 660 kΩ. This emphasises that it is only the duration of the longest pulse which is significant. The shorter pulses, whether applied before or after, have little or no effect.
It is emphasised that if the figures given in Table 1, 2 and 3 constituted a reliable correlation, the pulse duration needed to produce any target value could be selected and applied. However, it is very difficult to establish reliable correlations, so an alternative technique, illustrated in FIG. 4 is preferred.
TABLE 4______________________________________Target Value 200 kΩ PULSEPULSE PULSE DURATION RESISTANCENUMBER VOLTAGE ns kΩ______________________________________1. +2.6 100 542. +2.6 200 1153. +2.6 300 1854. +2.6 400 2305. -2.6 10 2216. -2.6 20 2177. -2.6 30 2108. -2.6 40 2069. -2.6 50 198______________________________________
Table 4 illustrates a procedure for increasing an initial low resistance to a target value of 200 kΩ.
Pulses 1 to 4 use the positive polarity to increase the resistance. After pulse 3 the resistance is too low at 185 kΩ so pulse 4 is applied which makes the resistance too high at 230 kΩ. Therefore the polarity is reversed and shorter pulses are applied to reduce the resistance. After pule 9 the resistance is 198 kΩ and an error of 2 kΩ is regarded as acceptable. If greater accuracy were required the polarity would be reversed (i.e. back to positive) and even shorter increments used.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4876668 *||Apr 29, 1986||Oct 24, 1989||California Institute Of Technology||Thin film memory matrix using amorphous and high resistive layers|
|US4931763 *||Feb 16, 1988||Jun 5, 1990||California Institute Of Technology||Memory switches based on metal oxide thin films|
|US5335219 *||Sep 30, 1991||Aug 2, 1994||Ovshinsky Stanford R||Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements|
|US5406509 *||Apr 12, 1993||Apr 11, 1995||Energy Conversion Devices, Inc.||Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom|
|US5414271 *||Nov 7, 1991||May 9, 1995||Energy Conversion Devices, Inc.||Electrically erasable memory elements having improved set resistance stability|
|EP0382230A2 *||Feb 8, 1990||Aug 16, 1990||Grumman Aerospace Corporation||Neural network processing system|
|1||Electronic Letters, vol. 24, No. 19, 15 Sep. 1988, Shimabukuro et al., "Dual-Plurality Nonvolatile MOS Analog Memory (MAM) Cell For Neural-Type Circuitry", pp. 1231-1232.|
|2||*||Electronic Letters, vol. 24, No. 19, 15 Sep. 1988, Shimabukuro et al., Dual Plurality Nonvolatile MOS Analog Memory (MAM) Cell For Neural Type Circuitry , pp. 1231 1232.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5737262 *||Aug 8, 1996||Apr 7, 1998||Micron Technology, Inc.||Method and apparatus for avoiding back-to-back data rewrites to a memory array|
|US5756894 *||May 16, 1996||May 26, 1998||Skf Industrie S.P.A.||Revolving speed gauging device with a detachable sensor|
|US5761110 *||Dec 23, 1996||Jun 2, 1998||Lsi Logic Corporation||Memory cell capable of storing more than two logic states by using programmable resistances|
|US6487106||Feb 11, 2000||Nov 26, 2002||Arizona Board Of Regents||Programmable microelectronic devices and method of forming and programming same|
|US6635914||Sep 10, 2001||Oct 21, 2003||Axon Technologies Corp.||Microelectronic programmable device and methods of forming and programming the same|
|US6683322||Mar 1, 2002||Jan 27, 2004||Hewlett-Packard Development Company, L.P.||Flexible hybrid memory element|
|US6813177 *||Dec 13, 2002||Nov 2, 2004||Ovoynx, Inc.||Method and system to store information|
|US6825489||Apr 8, 2002||Nov 30, 2004||Axon Technologies Corporation||Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same|
|US6987689 *||Aug 20, 2003||Jan 17, 2006||International Business Machines Corporation||Non-volatile multi-stable memory device and methods of making and using the same|
|US7084691||Jul 21, 2004||Aug 1, 2006||Sharp Laboratories Of America, Inc.||Mono-polarity switchable PCMO resistor trimmer|
|US7106120||Jul 22, 2003||Sep 12, 2006||Sharp Laboratories Of America, Inc.||PCMO resistor trimmer|
|US7151029 *||Jun 14, 2005||Dec 19, 2006||International Business Machines Corporation||Memory device and method of making the same|
|US7233520 *||Jul 8, 2005||Jun 19, 2007||Micron Technology, Inc.||Process for erasing chalcogenide variable resistance memory bits|
|US7295462||Dec 12, 2005||Nov 13, 2007||Micron Technology, Inc.||Method and apparatus processing variable resistance memory cell write operation|
|US7326979 *||Sep 19, 2003||Feb 5, 2008||Unity Semiconductor Corporation||Resistive memory device with a treated interface|
|US7345907||Jul 11, 2005||Mar 18, 2008||Sandisk 3D Llc||Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements|
|US7362604||Jul 11, 2005||Apr 22, 2008||Sandisk 3D Llc||Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements|
|US7405967||Feb 14, 2006||Jul 29, 2008||Axon Technologies Corporation||Microelectronic programmable device and methods of forming and programming the same|
|US7426128 *||Jul 11, 2005||Sep 16, 2008||Sandisk 3D Llc||Switchable resistive memory with opposite polarity write pulses|
|US7447056||Jul 31, 2006||Nov 4, 2008||Sandisk 3D Llc||Method for using a multi-use memory cell and memory array|
|US7450414||Jul 31, 2006||Nov 11, 2008||Sandisk 3D Llc||Method for using a mixed-use memory array|
|US7486537||Jul 31, 2006||Feb 3, 2009||Sandisk 3D Llc||Method for using a mixed-use memory array with different data states|
|US7539048||Oct 4, 2007||May 26, 2009||Micron Technology, Inc.||Method and apparatus processing variable resistance memory cell write operation|
|US7542337||Jul 31, 2006||Jun 2, 2009||Sandisk 3D Llc||Apparatus for reading a multi-level passive element memory cell array|
|US7542338||Jul 31, 2006||Jun 2, 2009||Sandisk 3D Llc||Method for reading a multi-level passive element memory cell array|
|US7643333||May 7, 2007||Jan 5, 2010||Micron Technology, Inc.||Process for erasing chalcogenide variable resistance memory bits|
|US7675766||Jul 1, 2008||Mar 9, 2010||Axon Technologies Corporation||Microelectric programmable device and methods of forming and programming the same|
|US7718533||May 8, 2007||May 18, 2010||Micron Technology, Inc.||Inverted variable resistance memory cell and method of making the same|
|US7929331||Feb 5, 2010||Apr 19, 2011||Axon Technologies Corporation||Microelectronic programmable device and methods of forming and programming the same|
|US8233309||Oct 26, 2009||Jul 31, 2012||Sandisk 3D Llc||Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell|
|US8263962||Apr 9, 2010||Sep 11, 2012||Micron Technology, Inc.||Inverted variable resistance memory cell and method of making the same|
|US8279704||Sep 30, 2010||Oct 2, 2012||Sandisk 3D Llc||Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same|
|US8374018||Jul 9, 2010||Feb 12, 2013||Crossbar, Inc.||Resistive memory using SiGe material|
|US8374051||Mar 3, 2011||Feb 12, 2013||Sandisk 3D Llc||Three dimensional memory system with column pipeline|
|US8391049||Sep 29, 2010||Mar 5, 2013||Crossbar, Inc.||Resistor structure for a non-volatile memory device and method|
|US8394670||May 31, 2011||Mar 12, 2013||Crossbar, Inc.||Vertical diodes for non-volatile memory device|
|US8404553||Aug 23, 2010||Mar 26, 2013||Crossbar, Inc.||Disturb-resistant non-volatile memory device and method|
|US8441835||Jun 11, 2010||May 14, 2013||Crossbar, Inc.||Interface control for improved switching in RRAM|
|US8450209||Dec 8, 2011||May 28, 2013||Crossbar, Inc.||p+ Polysilicon material on aluminum for non-volatile memory device and method|
|US8450710||May 27, 2011||May 28, 2013||Crossbar, Inc.||Low temperature p+ silicon junction material for a non-volatile memory device|
|US8467227||Nov 4, 2011||Jun 18, 2013||Crossbar, Inc.||Hetero resistive switching material layer in RRAM device and method|
|US8492195||Aug 23, 2010||Jul 23, 2013||Crossbar, Inc.||Method for forming stackable non-volatile resistive switching memory devices|
|US8519485||May 7, 2012||Aug 27, 2013||Crossbar, Inc.||Pillar structure for memory device and method|
|US8553476||Mar 3, 2011||Oct 8, 2013||Sandisk 3D Llc||Three dimensional memory system with page of data across word lines|
|US8558212||Sep 29, 2010||Oct 15, 2013||Crossbar, Inc.||Conductive path in switching material in a resistive random access memory device and control|
|US8599601||Feb 15, 2013||Dec 3, 2013||Crossbar, Inc.||Interface control for improved switching in RRAM|
|US8648327||Nov 16, 2012||Feb 11, 2014||Crossbar, Inc.||Stackable non-volatile resistive switching memory devices|
|US8658476||Apr 20, 2012||Feb 25, 2014||Crossbar, Inc.||Low temperature P+ polycrystalline silicon material for non-volatile memory device|
|US8659929||Jun 30, 2011||Feb 25, 2014||Crossbar, Inc.||Amorphous silicon RRAM with non-linear device and operation|
|US8659933||May 29, 2013||Feb 25, 2014||Crossbar, Inc.||Hereto resistive switching material layer in RRAM device and method|
|US8716098||Mar 9, 2012||May 6, 2014||Crossbar, Inc.||Selective removal method and structure of silver in resistive switching device for a non-volatile memory device|
|US8750019||Dec 21, 2012||Jun 10, 2014||Crossbar, Inc.||Resistive memory using SiGe material|
|US8765566||May 10, 2012||Jul 1, 2014||Crossbar, Inc.||Line and space architecture for a non-volatile memory device|
|US8772751 *||Sep 16, 2011||Jul 8, 2014||Kabushiki Kaisha Toshiba||Variable resistance semiconductor memory device|
|US8791010||Dec 29, 2011||Jul 29, 2014||Crossbar, Inc.||Silver interconnects for stacked non-volatile memory device and method|
|US8796658||May 7, 2012||Aug 5, 2014||Crossbar, Inc.||Filamentary based non-volatile resistive memory device and method|
|US8809831||Mar 30, 2012||Aug 19, 2014||Crossbar, Inc.||On/off ratio for non-volatile memory device and method|
|US8815696||Dec 29, 2011||Aug 26, 2014||Crossbar, Inc.||Disturb-resistant non-volatile memory device using via-fill and etchback technique|
|US8884261||Aug 23, 2010||Nov 11, 2014||Crossbar, Inc.||Device switching using layered device structure|
|US8889521||Sep 14, 2012||Nov 18, 2014||Crossbar, Inc.||Method for silver deposition for a non-volatile memory device|
|US8912523||Apr 25, 2013||Dec 16, 2014||Crossbar, Inc.||Conductive path in switching material in a resistive random access memory device and control|
|US8930174||Mar 31, 2011||Jan 6, 2015||Crossbar, Inc.||Modeling technique for resistive random access memory (RRAM) cells|
|US8934280||Feb 6, 2013||Jan 13, 2015||Crossbar, Inc.||Capacitive discharge programming for two-terminal memory cells|
|US8946046||May 2, 2012||Feb 3, 2015||Crossbar, Inc.||Guided path for forming a conductive filament in RRAM|
|US8946669||Aug 15, 2012||Feb 3, 2015||Crossbar, Inc.||Resistive memory device and fabrication methods|
|US8946673||Aug 24, 2012||Feb 3, 2015||Crossbar, Inc.||Resistive switching device structure with improved data retention for non-volatile memory device and method|
|US8947908||Jun 17, 2013||Feb 3, 2015||Crossbar, Inc.||Hetero-switching layer in a RRAM device and method|
|US8958233||Oct 18, 2011||Feb 17, 2015||Micron Technology, Inc.||Stabilization of resistive memory|
|US8982647||Nov 14, 2012||Mar 17, 2015||Crossbar, Inc.||Resistive random access memory equalization and sensing|
|US8993397||Aug 27, 2013||Mar 31, 2015||Crossbar, Inc.||Pillar structure for memory device and method|
|US9012307||Jul 13, 2010||Apr 21, 2015||Crossbar, Inc.||Two terminal resistive switching device structure and method of fabricating|
|US9035276||Feb 7, 2014||May 19, 2015||Crossbar, Inc.||Stackable non-volatile resistive switching memory device|
|US9036400||Nov 5, 2013||May 19, 2015||Crossbar, Inc.||Method and structure of monolithically integrated IC and resistive memory using IC foundry-compatible processes|
|US9053766||Mar 3, 2011||Jun 9, 2015||Sandisk 3D, Llc||Three dimensional memory system with intelligent select circuit|
|US9087576||Mar 29, 2012||Jul 21, 2015||Crossbar, Inc.||Low temperature fabrication method for a three-dimensional memory device and structure|
|US9112145||Jan 31, 2013||Aug 18, 2015||Crossbar, Inc.||Rectified switching of two-terminal memory via real time filament formation|
|US9129887||Jan 11, 2013||Sep 8, 2015||Crossbar, Inc.||Resistor structure for a non-volatile memory device and method|
|US9153623||Dec 29, 2011||Oct 6, 2015||Crossbar, Inc.||Thin film transistor steering element for a non-volatile memory device|
|US9191000||Jan 28, 2014||Nov 17, 2015||Crossbar, Inc.||Field programmable gate array utilizing two-terminal non-volatile memory|
|US9224471||Jan 9, 2015||Dec 29, 2015||Micron Technology, Inc.||Stabilization of resistive memory|
|US9252191||Jul 22, 2011||Feb 2, 2016||Crossbar, Inc.||Seed layer for a p+ silicon germanium material for a non-volatile memory device and method|
|US9312483||Sep 24, 2012||Apr 12, 2016||Crossbar, Inc.||Electrode structure for a non-volatile memory device and method|
|US9324942||Jan 31, 2013||Apr 26, 2016||Crossbar, Inc.||Resistive memory cell with solid state diode|
|US9385319||Jun 16, 2014||Jul 5, 2016||Crossbar, Inc.||Filamentary based non-volatile resistive memory device and method|
|US9401475||Nov 18, 2014||Jul 26, 2016||Crossbar, Inc.||Method for silver deposition for a non-volatile memory device|
|US9406379||Jan 3, 2013||Aug 2, 2016||Crossbar, Inc.||Resistive random access memory with non-linear current-voltage relationship|
|US9412789||May 18, 2015||Aug 9, 2016||Crossbar, Inc.||Stackable non-volatile resistive switching memory device and method of fabricating the same|
|US9412790||Dec 4, 2012||Aug 9, 2016||Crossbar, Inc.||Scalable RRAM device architecture for a non-volatile memory device and method|
|US9520557||Sep 17, 2015||Dec 13, 2016||The Regents Of The University Of Michigan||Silicon based nanoscale crossbar memory|
|US9543359||Dec 17, 2014||Jan 10, 2017||Crossbar, Inc.||Switching device having a non-linear element|
|US20030107105 *||Sep 26, 2002||Jun 12, 2003||Kozicki Michael N.||Programmable chip-to-substrate interconnect structure and device and method of forming same|
|US20040114419 *||Dec 13, 2002||Jun 17, 2004||Lowrey Tyler A.||Method and system to store information|
|US20040159828 *||Sep 19, 2003||Aug 19, 2004||Unity Semiconductor, Inc.||Resistive memory device with a treated interface|
|US20050040455 *||Aug 20, 2003||Feb 24, 2005||International Business Machines Corporation||Non-volatile multi-stable memory device and methods of making and using the same|
|US20050237834 *||Jun 14, 2005||Oct 27, 2005||Bozano Luisa D||Memory device and method of making the same|
|US20060017488 *||Jul 21, 2004||Jan 26, 2006||Sharp Laboratories Of America, Inc.||Mono-polarity switchable PCMO resistor trimmer|
|US20060220724 *||Jul 22, 2003||Oct 5, 2006||Sharp Laboratories Of America Inc||Pcmo resistor trimmer|
|US20070007579 *||Jul 11, 2005||Jan 11, 2007||Matrix Semiconductor, Inc.||Memory cell comprising a thin film three-terminal switching device having a metal source and /or drain region|
|US20070008773 *||Jul 11, 2005||Jan 11, 2007||Matrix Semiconductor, Inc.||Nonvolatile memory cell comprising switchable resistor and transistor|
|US20070008785 *||Jul 11, 2005||Jan 11, 2007||Scheuerlein Roy E||Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements|
|US20070069276 *||Jul 31, 2006||Mar 29, 2007||Scheuerlein Roy E||Multi-use memory cell and memory array|
|US20070070690 *||Jul 31, 2006||Mar 29, 2007||Scheuerlein Roy E||Method for using a multi-use memory cell and memory array|
|US20070104746 *||Jul 31, 2006||May 10, 2007||Seishiro Fujii||Methods and compositions for reducing skin damage|
|US20070133255 *||Dec 12, 2005||Jun 14, 2007||Micron Technology, Inc.||Method and apparatus processing variable resistance memory cell write operation|
|US20080023790 *||Jul 31, 2006||Jan 31, 2008||Scheuerlein Roy E||Mixed-use memory array|
|US20080025062 *||Jul 31, 2006||Jan 31, 2008||Scheuerlein Roy E||Method for using a mixed-use memory array with different data states|
|US20080025088 *||Jul 31, 2006||Jan 31, 2008||Scheuerlein Roy E||Apparatus for reading a multi-level passive element memory cell array|
|US20080025089 *||Jul 31, 2006||Jan 31, 2008||Scheuerlein Roy E||Method for reading a multi-level passive element memory cell array|
|US20080025118 *||Jul 31, 2006||Jan 31, 2008||Scheuerlein Roy E||Method for using a mixed-use memory array|
|US20080265285 *||Jul 1, 2008||Oct 30, 2008||Axon Technologies Corporation||Microelectronic programmable device and methods of forming and programming the same|
|US20080277641 *||May 8, 2007||Nov 13, 2008||William Arthur Stanton||Inverted variable resistance memory cell and method of making the same|
|US20090014707 *||Oct 19, 2007||Jan 15, 2009||Wei Lu||Non-volatile solid state resistive switching devices|
|US20100135071 *||Feb 5, 2010||Jun 3, 2010||Axon Technologies Corporation||Microelectronic programmable device and methods of forming and programming the same|
|US20100193765 *||Apr 9, 2010||Aug 5, 2010||William Arthur Stanton||Inverted variable resistance memory cell and method of making the same|
|US20110019495 *||Sep 30, 2010||Jan 27, 2011||Scheuerlein Roy E||Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same|
|US20110096588 *||Oct 26, 2009||Apr 28, 2011||Fasoli Luca G||Non-volatile memory array architecture incorporating 1t-1r near 4f2 memory cell|
|US20120243292 *||Sep 16, 2011||Sep 27, 2012||Akira Takashima||Memory device|
|CN101258600B||Jul 11, 2006||Mar 30, 2011||桑迪士克3D公司||Nonvolatile memory cell comprising switchable resistor and transistor|
|CN104412326A *||Oct 10, 2012||Mar 11, 2015||美光科技公司||Stabilization of resistive memory|
|WO2007008903A2 *||Jul 11, 2006||Jan 18, 2007||Sandisk 3D Llc||Memory cell comprising a thin film three-terminal switching device having a metal source and/or drain region|
|WO2007008903A3 *||Jul 11, 2006||Jun 21, 2007||Christopher J Petti||Memory cell comprising a thin film three-terminal switching device having a metal source and/or drain region|
|WO2011075452A1||Dec 13, 2010||Jun 23, 2011||Sandisk 3D Llc||3d memory device with page register not like sense amplifier circuits and sense amplifier interface underneath memory array|
|WO2011075453A1||Dec 13, 2010||Jun 23, 2011||Sandisk 3D Llc||Program cycle skip|
|WO2012118618A1||Feb 15, 2012||Sep 7, 2012||Sandisk 3D Llc||Three dimensional memory system with column pipeline|
|WO2012148852A1||Apr 23, 2012||Nov 1, 2012||Sandisk 3D Llc||Non-volatile storage system with dual block programming|
|WO2013059047A1 *||Oct 10, 2012||Apr 25, 2013||Micron Technology, Inc.||Stabilization of resistive memory|
|WO2014149585A1||Mar 1, 2014||Sep 25, 2014||Sandisk 3D Llc||Program cycle skip evaluation before write operations in non-volatile memory|
|WO2014149586A1||Mar 1, 2014||Sep 25, 2014||Sandisk 3D Llc||Dynamic address grouping for parallel programming in non-volatile memory|
|WO2015057967A1||Oct 16, 2014||Apr 23, 2015||Sandisk 3D Llc||Regrouping and skipping cycles in non-volatile memory|
|U.S. Classification||365/100, 365/148, 365/46|
|International Classification||G11C27/00, G06N3/063, G06G7/60|
|Cooperative Classification||G06N3/0635, G11C27/00|
|European Classification||G06N3/063A, G11C27/00|
|Jun 13, 1995||AS||Assignment|
Owner name: BRITISH TELECOMMUNICATIONS, PLC, ENGLAND
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROSE, MERVYN JOHN;OWEN, ALAN ERNEST;SNELL, ANTHONY JAMES;AND OTHERS;REEL/FRAME:007512/0354;SIGNING DATES FROM 19950413 TO 19950522
|Jan 7, 2000||FPAY||Fee payment|
Year of fee payment: 4
|Feb 18, 2004||REMI||Maintenance fee reminder mailed|
|May 21, 2004||FPAY||Fee payment|
Year of fee payment: 8
|May 21, 2004||SULP||Surcharge for late payment|
Year of fee payment: 7
|Feb 4, 2008||REMI||Maintenance fee reminder mailed|
|Jul 4, 2008||SULP||Surcharge for late payment|
Year of fee payment: 11
|Jul 4, 2008||FPAY||Fee payment|
Year of fee payment: 12