Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5563443 A
Publication typeGrant
Application numberUS 08/476,996
Publication dateOct 8, 1996
Filing dateJun 7, 1995
Priority dateMar 13, 1993
Fee statusPaid
Publication number08476996, 476996, US 5563443 A, US 5563443A, US-A-5563443, US5563443 A, US5563443A
InventorsLim T. Beng, Teo B. Ching
Original AssigneeTexas Instruments Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Packaged semiconductor device utilizing leadframe attached on a semiconductor chip
US 5563443 A
Abstract
A packaged integrated circuit (10) includes a leadframe adhesively attached onto a semiconductor IC chip (11 ). The leadframe includes a pair of bus bars or support ties (14, 15), a pair of support tabs (22, 23) and a plurality of lead fingers (12, 13) for inputting and outputting signals. The support ties (14, 15) extend outside of the integrated circuit package during formation of the package on one end of the package only with each tie extending outside the package on the opposite end of the other. The support tabs (22, 23) are positioned linearly from the support ties (14, 15) on the end of the package which the respective tie does not extend to the outside of the package. The leadframe and the IC chip are connected by a plurality of sheets of insulating tape (16, 17), which have a recess or removed portion (31 ) at the location closer to the support ties (14, 15), to reduce the risk of delamination of the insulating tape and to increase the reliability of the packaged IC. Also, support ties (14, 15) include extensions (45) which extend into gaps between the lead fingers (12, 13).
Images(3)
Previous page
Next page
Claims(6)
What is claimed is:
1. An integrated circuit device in a molded package comprising:
an integrated circuit device having bond pads thereon, said bond pads being arranged in a center portion of said integrated circuit device, a center line extending along said center portion and bisecting said integrated circuit device;
a lead frame attached to a surface of said integrated circuit device, said lead frame including first and second support ties, said first and second support ties extending the entire length of said integrated circuit device and positioned generally parallel to said center line, said first support tie extending beyond a first edge of said package through which said center line passes during the process for molding said molded package and not extending to a second edge of said molded package opposite from said first edge of said molded package, said second support tie extending beyond said second edge of said molded package during the process for molding said molded package and not extending to said first edge of said molded package; and
injected plastic encasing said integrated circuit and a portion of said lead frame to form said molded package.
2. An integrated circuit device as in claim 1 further comprising bonding wires extending from said lead frame to said bond pads.
3. An integrated circuit device as in claim 1 wherein said lead frame comprises an iron alloy.
4. An integrated circuit device as in claim 1 wherein said lead frame further comprises first and second support tabs, said first support tab positioned along a line through the portion of said first support which is parallel to said center line but separated from said first support tie and extending through said second edge of said molded package, said second support tab positioned along a line through the portion of said second support tie which is parallel to said center line but separated from said second support tie and extending through said first edge of said molded package.
5. An integrated circuit device as in claim 1 wherein said support ties are connected to at least one of said bond pads by a bond wire.
6. An integrated circuit device as in claim 1 wherein said support ties include bends.
Description

This is a division of application Ser. No. 08/107,101 , filed 03/13/93.

FIELD OF THE INVENTION

This invention relates to packaged integrated circuits and more particularly to large scale semiconductor integrated circuits encapsulated in the plastic mold together with a leadframe with a plurality of electrically conductive leads, a part of which are located on a surface of the semiconductor integrated circuit chip.

BACKGROUND OF THE INVENTION

The technique of the semiconductor integrated circuit in a package having a plurality of leads located on a surface of a semiconductor chip or substrate, is sometimes called as "lead-on-chip" or "lead-over-chip" (LOC) technology. This type of technology has been discussed in several references, such as:

U.S. Pat. No. 4,916,519 (Ward) Issued Apr. 10, 1990

U.S. Pat. No. 5,068,712 (Murakami et al.) Issued Nov. 26, 1991 (corresponding to Japanese Kokai H2-246125)

U.S. Pat. No. 5,115,298 (Loh) Issued May 19, 1992.

In an integrated circuit using an LOC technology or in an LOC IC package, the bond pads of the integrated circuit may be positioned in the center of the chip, extending lengthwise. Commonly, the portions of the lead frame which provide power to the chip are formed as long "bus bars" extending the length of the chip on either side of the bond pads. Bond wires are attached connecting the bus bars to the appropriate bond pads using well known techniques such as ball bonding. The lead fingers for carrying the signals to the chip extend from the outside of the chip to the surface of the chip next to the bus bars. Bond wires are attached from these leads over the bus bars to the appropriate bond pads. To securely attach the portion of the lead frame where the bond wires are attached, a double sided adhesive tape is normally used to firmly attach the leadframe to a surface of a semiconductor chip. In addition, an insulative material may be applied to the surface of the bus bars, except where the bond wires are attached to the bus bar, to avoid shorting of the signal lead bond wires to the bus bars.

The lead frame usually includes support ties extending the length of the chip and which extend beyond the ends of the package during the mold injection process. These support ties provide mechanical support to the lead frame and the chip, onto which the lead frame is attached, during the mold injection process and during the lead trim and form process. Often, the support ties are formed integrally with the bus bars on the lead frame. The prior art support ties in prior art may cause warpage after the mold injection process due to the different expansion coefficients of the lead frame, the chip and the mold compound.

SUMMARY OF THE INVENTION

An embodiment of the present invention includes an integrated circuit device in a molded package. The integrated circuit includes bond pads thereon. A lead frame is attached to the surface of the integrated circuit. The lead frame includes at least two bus bars with one support tie each. The support ties extend beyond the package during the process for molding the package on one end of the package and but do not extending to the opposite edge of said package. The embodiment also includes an injected plastic encasing the integrated circuit and a portion of said lead frame to form the molded package.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of an IC package;

FIG. 2 is a plan view of leadframe and an insulating tape used in the preferred embodiment of the present invention;

FIG. 3 is a plan view of the insulating tape used in the preferred embodiment of the present invention;

FIG. 4 is an expanded plan view of a part of the leadframe and the insulating tape shown in FIG. 2; and

FIG. 5 is a cross-sectional view of a part of the leadframe and the insulating tape on the IC chip.

DETAILED DESCRIPTION OF THE SPECIFIC EMBODIMENT

FIG. 1 is a cross sectional view of an integrated circuit device 10, in an LOC package. In this embodiment, the overall package size is approximately 0.3 inches wide and 0.675 inches long. The IC device is, for example, a high density dynamic random access memory (DRAM). A semiconductor IC chip 11 is positioned below a leadframe, which has a plurality of lead fingers (12 and 13), and power supply leads or bus bars (14 and 15). IC chip 11 may have a width of 0.21 inches and a length of 0.352 inches, for example.

The lead frame consists of a stamped or etched frame formed from a suitably strong, malleable and conductive material such as an alloy of nickel and iron with a thickness in a range of approximately 0.005 to 0.010 inches. Although the present embodiment of the invention uses a lead frame made from an iron/nickel alloy, the advantages of the invention are even more pronounced when used with a material having a higher coefficient of exapansion than that of iron/nickel alloy. Materials with a higher coefficient of expansion will have a greater tendency to cause warping, cracking and delamination. The techniques of the present embodiment of the invention help minimize these effects.

Bus bars 14 and 15 may have a width of approximately 0.05 inches. Lead fingers 12 and 13 are attached to the semiconductor chip 11 by an adhesive insulating tape (or film) 16 and 17 located between lead fingers 12 and 13, bus bars 14 and 15 and the semiconductor chip 11. The outer portion of lead fingers 12 and 13 may have a width of 0.016 inches and the inner portion closest to buses 14 and 15 may have a width from 0.01 to 0.012 inches. The adhesive tape is a polyimide film or tape, such as Upilex (a brand name of Ube Corp.) which may have a thickness of approximately 0.002 inches, coated with an adhesive which responds to heat and pressure, such as thermoplastic or Himal (a brand name of Hitachi Chemical) which may have a thickness of approximately 10μm on both the top and bottom of the adhesive tape. The shape of insulating tapes 16 an 17 is illustrated in FIGS. 2 and 3. In this embodiment, insulating tapes 16 and 17 are approximately 0.035 inches wide and 0.185 inches long.

The semiconductor chip 11 has a predetermined number of bonding pads 18, according to the design of the device, approximately at the center of the chip 11, for receiving and supplying necessary voltages and signals. Conductive wires 19, such as gold wires, are connected between respective bonding pads 18 on the chip 11 and lead fingers (12 and 13) at their inner lead portions using well know techniques such as ball bonding. Some bonding pads 18 are connected by conductive wires 19 to the power supply leads (bus bars) 14 and 15, which provide, for example, voltages of Vdd and Vss. Other conductive wires 19 are used to connect appropriate ones of bond pads 18 to lead fingers 12 and 13 and have various shapes of loops to run over bus bars 14 and 15. Bus bars 14 and 15 also serve as supporting ties in holding the chip to the lead frame in this embodiment.

An encapsulating material 20, such as a thermoset resin, is used for encapsulating the semiconductor chip 11, the leadframe (12, 13, 14 and 15 cumulatively), insulating tapes (16 and 17) and conductive wires 19. The outer portion of leads 12 and 13 are positioned outside of the encapsulating material 20, for electrically connecting the IC 11 to a printed circuit board (not shown). Support tabs 21, 22, 23 and 24 (FIG. 2) also extend outside the encapsulating material and hold the rest of the assembly to the rest of the lead frame during the lead trim and form process.

FIG. 2 shows a plan view of the leadframe and the insulating tapes shown in FIG. 1. The leadframe includes lead fingers 12 and 13 and bus bars 14 and 15, which also serve as power supply leads. The bus bars 14 and 15 are running generally in parallel along the length of the semiconductor chip 11, on either side of bonding pads 18. Lead fingers 12 and 13 have their inner portions positioned towards the bus bars 14 and 15 respectively. Those lead fingers are provided for inputting and outputting signals between the integrated circuit 11 and outside electrical devices. Of importance to the present invention, bus bars 14 and 15 only are connected to support tabs 24 and 21, respectively, on one of their ends and not to support tabs 22 and 23 on the opposite end from support tabs 24 and 21. The connection between the bus bars 14 and 15 is to support tabs which are on opposite ends of the package from each other (i.e. support tie 24 is on the opposite end of the package from support tie 21). Also, in the present embodiment, the bus bars 14 and 15 are connected to support tabs 24 and 21, respectively, by bends 25 and 26, respectively. Bends 25 and 26 provide additional stress relief but are not necessary for the practice of the invention.

Additional support for the lead frame during molding is provided by support tabs 22 and 23, which are placed in the general area opposite the end of bus bars 14 and 15, respectively, that are not connected to support tabs 24 and 21. Support tabs 24 and 21 and support tabs 22 and 23 extend beyond the IC package and provide support during the molding process. The portions of support tabs 24 and 21 and support tabs 22 and 23 which extend beyond the package are sheared off after the leads (the portion of lead fingers 12 and 13 extending beyond the encapsulating plastic 20, FIG. 1) are trimmed and formed. This support tie structure has been shown experimentally to significantly reduce warpage while providing good support during the molding, trimming and forming processes.

Lead fingers 12 and 13 have inner portions or inner tips of narrow and small areas of leads, located generally in parallel with each other and perpendicular to the bus bars 14 and 15. Central portions of lead fingers 12 and 13 have various shapes subject to the locations of bonding pads to be connected and the positions of outer parts of the lead fingers. In this embodiment, the some number of lead fingers 12 and 13 have their central portions which run parallel with the bus bars 14 and 15. Such a layout of lead fingers is often very helpful in minimizing the size of an integrated circuit package. The gaps between lead fingers at their central portions are narrower than the gaps between lead fingers at their inner portions (or inner tips).

The bus bars 14 and 15 are running generally in parallel except at their ends. In the present embodiment, the bus bars have several extensions towards and between the gaps of inner portions of lead fingers 12 and 13. Thus bus bars 14 and 15 have a comb shape.

The insulating films or tapes 16 and 17 are shown in FIG. 2 and more clearly in FIG. 3. Insulating tape 16 has a recess portion 31, formed by removing a part of insulating tape after placing insulating tape 16 on the chip, or so shaped prior to placement on the chip. The recess portion 31 is positioned between two inner portions or tip portions of lead fingers 12. This gap is used to avoid having a portion of insulating tape 16 between a large gap which prevent that portion of insulating tape 16 from receiving adequate pressure to insure good wetting or good adhesion. Recess portion 31 is shown as an example only and similar recesses may be positioned between other gaps between lead fingers which may occur.

In FIG. 4, a part of FIG. 2 is expanded for showing the lead fingers 12, bus bar 14 and the insulating tape 16. The recess portion 31 of the insulating tape 16 is positioned between two inner portions 41 and 42 of the lead fingers 12, where the gap between the inner portions 41 and 42 is wider that the gap between other inner leads, such as tips 42 and 43, for example. The recess portion 31 is made in a case the central portions 44 of lead fingers 12 are formed with a high density. In this embodiment, the gap between lead fingers at their central portions 44 is narrower than the gap between their inner portions 41 and 42, so that the recess portion 31 is positioned between inner portions 41 and 42 at the inner edge of the tape 16. The other recess portions (or removed portion) 47 can be formed at the outer edge of the tape 16. (See FIG. 3 also.) In the case where there are several pairs of inner portions of lead fingers with a similar gap, a plurality of recess portions can be made and positioned at those gaps of inner lead portions at the both edges of the tapes 16 and 17.

FIG. 4 also shows a plurality of extensions 45 from bus bar 14 toward the gap portions between inner leads 46. The width of extensions may be substantially same as the width of the bus bar 14 or may be a different width, depending on the gap between lead fingers into which the extension will project. The extensions 45 are made continuously from the bus bar 14 by punching or some other lead frame fabrication technique. Also, extensions 45 are convenient points for the attachment of bond wires to bus bar 14. Because bus bar 14 no longer must be wide enough for bond wire attachment, the width of bus bar 14 can be made smaller and the tips of lead fingers 12 may be positioned closer to bond pads 18 (FIG. 1). This allows the use of shorter bond wires 19 (FIG. 1) which are less likely to make unwanted contact with other bond wires or unwanted portions of the lead frame.

FIG. 5 shows a cross sectional view at the location of A and A'in FIG. 4. It shows the semiconductor chip 11, the insulating tape 16 and lead fingers 12, at the location including the recess portion 31 of the insulating tape 16, a pair of lead fingers 41 and 42 near the recess portion 31, and one of extensions 45 of the bus bar 14. The upper and lower sides of the insulating tape are formed with adhesive layers to adhesively attach bus bar 14 to the surface of the chip 11. The surface of the chip 11 is normally covered by a protective coating of an insulating layer, such as silicon dioxide or polyimide to protect the circuits formed in the semiconductor substrate. In the embodiment, the chip 11 includes not only a semiconductor substrate with many circuits, but also a protective coating thereon and interconnection layers in the protective coating.

The removal of the insulating tape 16 at the recess portion 31, minimizes the risk of delamination of the insulating tape 16 near the bus bar 14, because, if the tape 16 existed at a location of wider gap between inner leads 41 and 42, the tape 16 would not receive adequate pressure and could delaminate from the surface of the chip 11 under extreme conditions. Such a delamination could reduce the reliability of the LOC package.

Not shown in the figures is a second insulating layer placed on the top surfaces of bus bars 14 and 15 except where bonding wires will attach to leads 14 and 15. This insulating layer helps prevent shorting to bus bars 14 and 15 of the bond wires 19 (FIG. 1) which connect leads 12 and 13 to appropriate bond pads 18 (FIG. 1). By removing insulating tape 16 beneath bus bars 14 and 15 except under extensions 45, the problem of inadequate wetting of insulating layer 16 beneath bus bars 14 and 15 is avoided. Also, by inserting extensions 45 into gaps between lead finger of leads 12 and 13, proper wetting of all of insulating layer 16 is insured and the reliability of the integrated circuit is enhanced, even if the layout of the lead fingers 12 and 13 is very crowded in a small package.

Because the area of the insulating tape 16 and 17 is minimized, the potential risk of the expansion of the tape 16 and 17 is also minimized, which minimizes the risk of package cracking during a moisture test and a high temperature solder reflow at a board assembly of the LOC packages.

While this invention has been described with reference to illustrated specific embodiments, this description is not intended to be considered in a limiting sense. Various other embodiments of the invention will be apparent to persons skilled in the art upon reference to this description. It is therefore contemplated that the appended claims will cover any such modifications of embodiments as fall within the true scope of the invention. For example, a single adhesive and insulating tape, layer or film can be used in stead of a laminated tape of insulating film and adhesive layers at its both surfaces and/or the insulating tape may be composed of several pieced of insulating tape. Also, the relative location of the chip 11 and leadframe can be reversed, where the IC chip is mounted on top of a plurality of lead fingers. In addition, although and LOC package is described other packaging type may advantageously use the invention, such as single line packages. Also, other suitable materials may be used for the lead frame such as copper or silver. The lead frame may be formed using support tabs or not and may be formed using bends in the support ties or not.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5331201 *Dec 22, 1992Jul 19, 1994Sony CorporationSemiconductor device having inner lead arrangement with enhanced stability
US5442233 *Dec 10, 1992Aug 15, 1995Hitachi, Ltd.Packaged semiconductor device and a lead frame therefor, having a common potential lead with lead portions having dual functions of chip support and heat dissipation
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5763945 *Sep 13, 1996Jun 9, 1998Micron Technology, Inc.Integrated circuit package electrical enhancement with improved lead frame design
US5793099 *May 7, 1996Aug 11, 1998Hitachi, Ltd.Semiconductor device
US5804871 *Apr 7, 1997Sep 8, 1998Texas Instruments IncorporatedLead on chip semiconductor device having bus bars and crossing leads
US5843809 *Jan 24, 1996Dec 1, 1998Lsi Logic CorporationLead frames for trench drams
US5863817 *Mar 24, 1998Jan 26, 1999Hitachi, Ltd.Semiconductor device
US5872398 *Jan 11, 1996Feb 16, 1999Micron Technology, Inc.Reduced stress LOC assembly including cantilevered leads
US5903443 *Aug 26, 1998May 11, 1999Micron Technology, Inc.Electronic system
US5907184 *Mar 25, 1998May 25, 1999Micron Technology, Inc.Integrated circuit package electrical enhancement
US5914530 *Apr 1, 1998Jun 22, 1999Hitachi, Ltd.Semiconductor device
US5973935 *Aug 26, 1998Oct 26, 1999Micron Technology, Inc.Interdigitated leads-over-chip lead frame for supporting an integrated circuit die
US5977616 *Aug 26, 1998Nov 2, 1999Micron Technology, Inc.Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US5982043 *May 16, 1997Nov 9, 1999Nec CorporationSemiconductor device having two or more bonding option pads
US6008996 *Mar 18, 1999Dec 28, 1999Micron Technology, Inc.Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US6013535 *Aug 5, 1997Jan 11, 2000Micron Technology, Inc.Method for applying adhesives to a lead frame
US6016004 *Mar 5, 1998Jan 18, 2000Micron Technology, Inc.Method and apparatus for epoxy loc die attachment
US6018191 *Mar 5, 1998Jan 25, 2000Hitachi, Ltd.Semiconductor device
US6040205 *Feb 6, 1998Mar 21, 2000Micron Technology, Inc.Apparatus and method for controlling the depth of immersion of a semiconductor element in an exposed surface of a viscous fluid
US6051449 *Aug 6, 1997Apr 18, 2000Micron Technology, Inc.Attaching a semiconductor device to a lead frame by using a quick curable adhesive
US6063650 *Mar 12, 1998May 16, 2000Micron Technology, Inc.Reduced stress LOC assembly
US6069029 *Apr 15, 1998May 30, 2000Hitachi, Ltd.Semiconductor device chip on lead and lead on chip manufacturing
US6072231 *Apr 28, 1998Jun 6, 2000Hitachi, Ltd.Semiconductor device
US6081023 *Apr 9, 1999Jun 27, 2000Hitachi, Ltd.Semiconductor device
US6083777 *Oct 12, 1999Jul 4, 2000Micron Technology, Inc.Reduced stress LOC assembly
US6087720 *Apr 19, 1999Jul 11, 2000Micron Technology, Inc.Integrated circuit package electrical enhancement
US6107677 *Aug 26, 1998Aug 22, 2000Micron Technology, Inc.Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US6110761 *Sep 3, 1998Aug 29, 2000Micron Technology, Inc.Methods for simultaneously electrically and mechanically attaching lead frames to semiconductor dice and the resulting elements
US6114756 *Apr 1, 1998Sep 5, 2000Micron Technology, Inc.Interdigitated capacitor design for integrated circuit leadframes
US6130114 *Apr 13, 1999Oct 10, 2000Hitachi, Ltd.Semiconductor device
US6144089 *Nov 26, 1997Nov 7, 2000Micron Technology, Inc.Inner-digitized bond fingers on bus bars of semiconductor device package
US6148509 *Aug 26, 1998Nov 21, 2000Micron Technology, Inc.Method for supporting an integrated circuit die
US6174752Dec 16, 1999Jan 16, 2001Micron Technology, Inc.Method and apparatus for epoxy loc die attachment
US6200832Mar 22, 1999Mar 13, 2001Micron Technology, Inc.Apparatus for applying viscous materials to a lead frame
US6204093Aug 21, 1997Mar 20, 2001Micron Technology, Inc.Method and apparatus for applying viscous materials to a lead frame
US6259152 *Apr 30, 1999Jul 10, 2001Nec CorporationHybrid leadframe having conductive leads less deformable and semiconductor device using the same
US6265764Apr 5, 2000Jul 24, 2001Micron Technology, Inc.Interdigitated capacitor design for integrated circuit lead frames
US6271582Apr 7, 1997Aug 7, 2001Micron Technology, Inc.Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US6291263 *Jun 13, 2000Sep 18, 2001Siliconware Precision Industries Co., Ltd.Method of fabricating an integrated circuit package having a core-hollowed encapsulation body
US6303982Jan 30, 2001Oct 16, 2001Hitachi, Ltd.Semiconductor device
US6329710Mar 30, 2000Dec 11, 2001Micron Technology, Inc.Integrated circuit package electrical enhancement
US6336973Aug 5, 1997Jan 8, 2002Micron Technology, Inc.Apparatus and method for modifying the configuration of an exposed surface of a viscous fluid
US6336974Oct 29, 1998Jan 8, 2002Micron Technology, Inc.Apparatus and method for controlling the depth of immersion of a semiconductor element in an exposed surface of a viscous fluid
US6344976Nov 29, 1999Feb 5, 2002Micron Technology, Inc.Interdigitated leads-over-chip lead frame device and method for supporting an integrated circuit die
US6346152Sep 27, 1999Feb 12, 2002Micron Technology, Inc.Method and apparatus for applying adhesives to a lead frame
US6352422Jun 16, 1999Mar 5, 2002Micron Technology, Inc.Method and apparatus for epoxy loc die attachment
US6376282Mar 7, 2000Apr 23, 2002Micron Technology, Inc.Inner-digitized bond fingers on bus bars of semiconductor device package
US6396134Jun 29, 2001May 28, 2002Micron Technology, Inc.Interdigitated capacitor design for integrated circuit lead frames
US6436732Jan 17, 2001Aug 20, 2002Micron Technology, Inc.Apparatus for applying viscous materials to a lead frame
US6445067Aug 30, 2001Sep 3, 2002Micron Technology, Inc.Integrated circuit package electrical enhancement
US6485778Mar 20, 2000Nov 26, 2002Micron Technology, Inc.Maintaining a level surface on a pool of adhesive material for applying the adhesive material to the lead fingers by contacting the lead fingers with the pool of adhesive material
US6509632Jan 30, 1998Jan 21, 2003Micron Technology, Inc.Method of fabricating a redundant pinout configuration for signal enhancement in an IC package
US6528867Aug 10, 2000Mar 4, 2003Micron Technology, Inc.Integrated circuit devices including connection components mechanically and electrically attached to semiconductor dice
US6531760Apr 25, 2000Mar 11, 2003Gen MurakamiSemiconductor device
US6531765Feb 5, 2002Mar 11, 2003Micron Technology, Inc.Interdigitated capacitor design for integrated circuit lead frames and method
US6552420Jun 29, 1999Apr 22, 2003Micron Technology, Inc.Redundant pinout configuration for signal enhancement in IC packages
US6576987Jun 25, 2001Jun 10, 2003Micron Technology, Inc.Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US6590277Feb 16, 2000Jul 8, 2003Micron Technology, Inc.Reduced stress LOC assembly
US6610561May 7, 2001Aug 26, 2003Hitachi, Ltd.Method of fabricating a semiconductor device
US6630732Apr 22, 2002Oct 7, 2003Micron Technology, Inc.Lead frames including inner-digitized bond fingers on bus bars and semiconductor device package including same
US6630733Aug 13, 2002Oct 7, 2003Micron Technology, Inc.Integrated circuit package electrical enhancement
US6650010Feb 15, 2002Nov 18, 2003International Business Machines CorporationUnique feature design enabling structural integrity for advanced low K semiconductor chips
US6678878 *Mar 4, 2002Jan 13, 2004Daniel J. SmithIntelligent milling path creation for panelization abstract
US6719550Feb 4, 2002Apr 13, 2004Micron Technology, Inc.System to supply semiconductor devices and lead frames relative to application means and attaching means
US6720208Dec 19, 2002Apr 13, 2004Renesas Technology CorporationSemiconductor device
US6730994Aug 27, 2002May 4, 2004Micron Technology, Inc.Portion of lead frame otherwise used as die attach paddle or as pattern of inner lead-over-chip leads is bifurcated and interdigitated to become effective decoupling capacitor pair
US6777790Mar 4, 2003Aug 17, 2004Micron Technology, Inc.Redundant pinout configuration for signal enhancement in IC packages
US6815346May 13, 2003Nov 9, 2004International Business Machines CorporationUnique feature design enabling structural integrity for advanced low k semiconductor chips
US6815807Aug 14, 2002Nov 9, 2004Micron Technology, Inc.Method of fabricating a redundant pinout configuration for signal enhancement in an IC package
US6818460Aug 29, 2001Nov 16, 2004Micron Technology, Inc.Method for applying adhesives to a lead frame
US6831353Jun 9, 2003Dec 14, 2004Micron Technology, Inc.Interdigitated leads-over-chip lead frame and device for supporting an integrated circuit die
US6858469Aug 28, 2000Feb 22, 2005Micron Technology, Inc.Method and apparatus for epoxy loc die attachment
US6890384Aug 30, 2001May 10, 2005Micron Technology, IncApparatus and method for modifying the configuration of an exposed surface of a viscous fluid
US6919229Aug 30, 2001Jul 19, 2005Micron Technology, Inc.Method for controlling the depth of immersion of a semiconductor element in an exposed surface of a viscous fluid
US6919622Feb 10, 2004Jul 19, 2005Renesas Technology Corp.Semiconductor device
US7087116Feb 10, 2003Aug 8, 2006Micron Technology, Inc.Apparatus for modifying the configuration of an exposed surface of a viscous fluid
US7098527 *Aug 4, 2003Aug 29, 2006Micron Technology, Inc.Integrated circuit package electrical enhancement with improved lead frame design
US7115976Dec 6, 1999Oct 3, 2006Micron Technology, Inc.Method and apparatus for epoxy LOC die attachment
US7220616Dec 3, 2004May 22, 2007Micron Technology, Inc.Methods for epoxy loc die attachment
DE102007044795B4 *Sep 19, 2007Nov 24, 2011Siemens AgElektronisches Modul mit einem Bauelementstapel
Legal Events
DateCodeEventDescription
Mar 20, 2008FPAYFee payment
Year of fee payment: 12
Mar 29, 2004FPAYFee payment
Year of fee payment: 8
Mar 29, 2000FPAYFee payment
Year of fee payment: 4