Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5594275 A
Publication typeGrant
Application numberUS 08/345,385
Publication dateJan 14, 1997
Filing dateNov 18, 1994
Priority dateNov 18, 1993
Fee statusPaid
Also published asCN1041254C, CN1106164A
Publication number08345385, 345385, US 5594275 A, US 5594275A, US-A-5594275, US5594275 A, US5594275A
InventorsYoung S. Kwon, Seung H. Ahn
Original AssigneeSamsung Electronics Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
J-leaded semiconductor package having a plurality of stacked ball grid array packages
US 5594275 A
Abstract
A semiconductor device having at least one semiconductor chip loaded on a lower surface of a printed circuit board, electrode terminals of the semiconductor chip wire-bonded to terminals on the printed circuit board, and a connection portion of the semiconductor chip and wires encapsulated by means of encapsulating resin includes a semiconductor device of three-dimensional structure having the printed circuit board reversely mounted, the terminals of the printed circuit board connected to external terminals via through holes, and at least one semiconductor device stacked on an upper surface of the printed circuit board, thereby interconnecting respective semiconductor devices while interposing solder balls to be mounted to other printed circuit boards by leads being the external terminals. Thus, a ball grid array (BGA) package able to be stacked inside a small out-line J-lead (SOJ) package is used for performing interconnection to make the BGA overcome a typically two-dimensional flat mounting and attain a three-dimensional surface mounting structure while being perfectly compatible with a currently-available mounting process on the main substrate, thereby improving mounting efficiency.
Images(3)
Previous page
Next page
Claims(10)
What is claimed is:
1. A semiconductor device comprising a stacked plurality of ball grid array (BGA) packages, each said BGA package comprising:
a circuit board having:
a lower surface and an upper surface,
a plurality of connection leads provided on said lower surface,
a plurality of first and second land patterns electrically connected to respective said connection leads, and
a plurality of solder ball pads provided on said upper surface and electrically connected to said first land patterns;
a semiconductor chip mounted on said lower surface of said circuit board;
a encapsulation resin portion covering at least said semiconductor chip; and
a plurality of solder balls formed on said solder ball pads,
wherein said plurality of BGA packages are stacked and interconnected by connecting said plurality of solder balls of a first said BGA package to respective said first land patterns of a second said BGA package, and
wherein one of said stacked BGA packages has external leads electrically connected to respective said first and second land patterns.
2. A semiconductor device as claimed in claim 1, wherein said circuit board is formed by thermostable bismaleimidetriazine (BT) resin and thermostable epoxy, and is plated with gold (Au) to a thickness of approximately 0.5 μm.
3. A semiconductor device as claimed in claim 1, wherein said first land patterns are disc-shaped.
4. A semiconductor device as claimed in claim 1, wherein the upper and lower surfaces of said circuit board are electrically interconnected to each other by way of said through holes.
5. A semiconductor device as claimed in claim 1, wherein said circuit board is further provided with interlayer connection terminals on said lower surface of said circuit board and are electrically connected to said through holes, wherein a conductive portion and a through hole portion except the portions connected by said solder balls are coated with solder resist.
6. A semiconductor device as claimed in claim 1, wherein one of said BGA packages is provided with external leads plated with a copper-based material.
7. A semiconductor device as claimed in claim 6, wherein said plurality of solder balls and said external leads are formed on opposite sides of said circuit board.
8. A semiconductor device as claimed in claim 6, wherein said external leads are bent in a shape of "J".
9. A semiconductor device as claimed in claim 1, wherein said semiconductor chip is electrically connected to said plurality of connection leads by corresponding wires.
10. A semiconductor device as claimed in claim 9, wherein said encapsulation resin covers said semiconductor chip and said corresponding wires.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a ball grid array (hereinafter referred to as "BGA") package, and more particularly, to a semiconductor device for a memory module for high density mounting by forming through holes in the upper portion of a semiconductor substrate and forming solder balls on the lower portion of the semiconductor substrate. A method for manufacturing the semiconductor device is also provided.

2. Description of Related Art

The desire for high performance and multifunction in electronic apparatuses has been heightened along with the continuing trend towards smaller and thinner dimensions. Various semiconductor device mounting methods are in demand for efficiently mounting large capacity memory devices within a limited internal space.

As one method for achieving the above objectives, an Over Molded Pad Array Carrier (OMPAC) package of Motorola is disclosed in ASIC & EDA, pp. 9-15, March 1993, and may be taken as an example.

FIG. 1 is a vertical sectional view showing an example of the conventional semiconductor device.

Referring to FIG. 1, the semiconductor device includes a sub-substrate 11 having through holes 15 spaced by a predetermined interval, and conductive contact pads 13 formed on predetermined regions of the sub-substrate 11. Additionally, a semiconductor chip 12 is mounted on the subsubstrate 11 by means of an insulating adhesive, for example. A wire 14 electrically connects a bonding pad of the semiconductor chip 12 to the conductive contact pad 13, and the wires 14 and the semiconductor chip 12 are molded with epoxy molding compound (hereinafter referred to as "EMC") to form a package body 10. Solder bump electrodes, (i.e., solder balls 16), are provided on the lower portion of the through holes 15 in the sub-substrate 11, and a plurality of electrode pads 18 are mounded onto a main substrate 17 to correspond to the solder bump electrodes 16.

After electrical connection through the wire 14 (made from gold (Au), for example), is finished by mounting the semiconductor chip 12 onto the sub-substrate 11, a transfer molding is performed by means of EMC. The solder balls 16 are formed on a lower surface of the sub-substrate 11 having to correspond to the through holes 15, thereby obtaining the semiconductor device having solder bump electrodes 16 via a reflow soldering. This is the BGA package.

The BGA package constructed as above is mounted onto the main substrate 17, and the solder bump electrodes are electrically connected to respective electrode pads 18 on the main substrate 17 via reflow soldering, so that the assembly of the semiconductor device is completed.

The BGA package reduces the mounting area on the main substrate by approximately 30% compared with a quad flat package (QFP) which has the same pin count, but the BGA package described here is limited to mounting two-dimensional structures in which all connection terminals between the main substrate and package are positioned in the same plane.

Moreover, in the conventional BGA package, a resin encapsulation portion for protecting the semiconductor chip 12 from surrounding environment is formed on only one side at the interface of the package body 10 and subsubstrate 11. Also, the solder bump electrodes 16 formed under the sub-substrate 11 are reflow-soldered to the electrode pads 18 and have relatively weak structure. They are thus exposed to the external environment. Therefore, the internal and external environmental characteristics of the BGA package are resulting in worse than those of other packages in general use, thereby degraded performance thereof.

SUMMARY OF THE INVENTION

The present invention is devised to solve the above-described problems. Accordingly, it is an object of the present invention to provide a manufacturing method for making a semiconductor device having an external shape of a small outline J-leaded (SOJ) package, compatible with a currently-available mounting process to a main substrate, as well as to improve reliability.

It is another object of the present invention to provide a semiconductor device for improving mounting efficiency using a three-dimensional mounting structure that performs an interconnection between layers, using a BGA package able to be stacked on the inside of an SOJ package.

To achieve the above objects of the present invention, a method for manufacturing a semiconductor device is provided by forming through holes in the center of both ends of an upper surface and a lower surface of a main substrate, and plating copper (Cu), nickel (Ni), and gold (Au) sequentially, centering around the through holes to form a metal-coated layer.

Then, land patterns, connection leads and solder ball pads in a predetermined pattern configuration are provided around the metal-coated layer formed on the lower and upper surfaces of the main substrate via patterning. A semiconductor chip is mounted on the center of the main substrate using an adhesive. The chip is wire-bonded to the connection leads, and a package body is formed. Finally, solder balls of a predetermined shape are mounted onto the solder ball pads.

To achieve another object of the present invention, a semiconductor device according to the present invention includes a plurality of land patterns including through holes and connection leads formed on both ends of a lower surface of a main substrate, and a plurality of solder ball pads formed on both ends of an upper surface of the main substrate. In addition, a plurality of solder balls are formed onto the solder ball pads of the main substrate, and a semiconductor chip is mounted to the lower surface of the main substrate by interposing an adhesive and wire-bonding to the connection leads. A package body is provided by molding the semiconductor chip and wires with epoxy molding compound.

To achieve still another object of the present invention, a semiconductor device is provided which includes at least one semiconductor chip loaded on a lower surface of a printed circuit board, electrode terminals of the semiconductor chip wire-bonded to terminals on the printed circuit board, and a connection portion of the semiconductor chip and wires encapsulated by means of encapsulating resin. The semiconductor device has a three-dimensional structure, in which the printed circuit board is reversely mounted, the terminals of the printed circuit board are connected to external terminals via through holes, and at least one semiconductor device is stacked on an upper surface of the printed circuit board, so that respective semiconductor devices are interconnected by interposing solder balls to be mounted to other printed circuit boards by leads being the external terminals.

BRIEF DESCRIPTION OF THE DRAWINGS

The above objects and other advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings, in which:

FIG. 1 is a vertical sectional view showing an example of a conventional semiconductor device;

FIG. 2 is a vertical sectional view showing one embodiment of a semiconductor device according to the present invention;

FIG. 3 is a partially cutaway plan view of FIG. 2 illustrating the land patterns, through holes, and connection leads, formed on the main substrate;

FIG. 4 is a vertical sectional view showing another embodiment of the semiconductor device according to the present invention;

FIG. 5 is a partially cutaway plan view of FIG. 4 illustrating the land patterns, the through holes, and the connection leads formed on the main substrate;

FIG. 6 is a sectional view in partial embodiment of A region of FIG. 4;

FIG. 7 is a plan view showing the upper surface of the semiconductor substrate in the semiconductor device according to the present invention;

FIG. 8 is a plan view showing the lower surface of the semiconductor substrate in the semiconductor device according to the present invention, corresponding to FIG. 7; and

FIG. 9 is a vertical sectional view showing still another embodiment of the semiconductor device according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 2, a preferred embodiment of a semiconductor device (SOJ package) according to the present invention will be described in detail.

In FIG. 2, a plurality of land patterns (not shown here) including through holes (not shown here) and connection leads 23 are formed on the lower surface of a main substrate 21. A plurality of solder ball pads 25 are formed on the upper surface of the main substrate 21, and a plurality of solder balls 26 are formed on the sold ball pads 25 of the main substrate 21.

A semiconductor chip 22 is mounted on the center, for example, of the lower surface of the main substrate 21 with an adhesive 29, and bonding pads (not shown) of the semiconductor chip 22 are bonded to the connection leads 23 via wires 24 and are molded with EMC to form a package body 20.

Here, the connection leads 23 electrically connect the through holes with the land patterns, and are electrically connected to the wires 24.

The above construction will be more clearly understood with reference to FIG. 3, which is a partially cutaway plan view of FIG. 2.

Referring to FIG. 3, the land pattern 27 and through hole 28 are formed in the lengthwise direction of the main substrate 21 to be commonly and electrically connected by the connection lead 23. The package body 20 is provided at the end of the connection lead 23 in the lengthwise direction.

FIG. 4 is a vertical sectional view showing another embodiment of the semiconductor device according to the present invention.

Referring to FIG. 4, the semiconductor device has at least one semiconductor chip 32 mounted on the lower surface of a printed circuit board (hereinafter referred to as "PCB") 31 by interposing an adhesive 39. Bonding pads (not shown) of the semiconductor chip 32 and electrode connection terminals 33 of the PCB 31 are bonded by means of wires 34. A connection portion of the semiconductor chip 32 and wire 34 are encapsulated with a resin to form a package body 30.

In the above-described semiconductor device, the PCB 31 is mounted upside down during a final mounting process, and the terminals of the PCB 31 are connected to external terminals via through holes. Also, at least one other semiconductor device is stacked on the upper surface of the PCB 31. In this case, the respective semiconductor devices are connected to each other by interposed solder balls 36, and mounted to other PCBs by means of leads 38, which function as the external terminals, resulting in as stacked semiconductor device having a three-dimensional structure.

When viewed from the reversed direction, a die pad portion of the semiconductor chip 32 on the upper surface of the PCB 31, a wire bonding pad portion for connecting the semiconductor chip 32 to the terminals of the package, and a solder bump pad portion formed of the solder balls 36 are plated with nickel (Ni) and gold (Au) to a thickness of 5 μm and 0.5 μm, respectively, using copper foil as a base, so that the device reliability is improved during the wire bonding.

The above-described construction will be more clearly understood with reference to FIG. 5 which is a partially cutaway plan view of FIG. 4.

Referring to FIG. 5, a land pattern 47 and a through hole 48 are formed in the lengthwise direction of the PCB 31, and are commonly and electrically connected by connection lead 33. The external terminal lead 38 is connected via the through hole 48. The package body 30 is provided on the end of the connection lead 33 in the lengthwise direction. The lead 38, which is the external terminal of the PCB 31, is plated with copper (Cu) or an alloy thereof.

Meanwhile, referring to FIG. 6 (which is an enlarged, partial sectional view of region A FIG. 4), a solder ball pad 35 on which solder ball 36 is mounted is a metal-coated layer obtained by sequentially plating copper 42, nickel 43 and gold 44 on the PCB 41. A disc-shaped solder ball mounting portion 37 is provided on the upper portion of the thus metal-coated layer.

The PCB 41 is made of a thermostable material, such as bismaleimidetriazine (BT) resin and thermostable epoxy. The surface of the nickel plating is coated with gold (Au) 0.5 μm thick.

FIGS. 7 and 8 are both plan views illustrating the upper and lower portions, respectively, of the semiconductor substrate used in the semiconductor device according to the present invention, prior to forming the land pattern.

Referring to FIG. 7, a disc-shaped terminal portion 55 is provided on an upper portion of a PCB 51 to allow another like PCB to be connected thereto by means of a respective solder ball.

Referring to FIG. 8, ring-shaped through holes 52 are formed to individually correspond to the disc-shaped terminal portions 55. The broken-lined region 53 on the center of the PCB 51 in FIG. 8 indicates a molding region where a molding body is generally formed.

Therefore, the upper/lower surfaces of the PCB 51 connected by the solder balls become conductive by means of the through holes or via holes, and an interlayer connection terminal (not shown) on the lower surface of the PCB 51 is electrically connected to the through hole 52. Also, a conductive portion and a through hole portion, except the portions which will be connected by means of the solder balls in succeeding processes, are coated with a solder-resist, respectively.

The above-described SOJ package may be manufactured in the following process, described by way of example with reference to FIGS. 4 to 8.

As shown in FIGS. 7 and 8, after a through hole 52 is formed in the center of both ends of the lower surface and upper surface of the main substrate 51, in which the through hole 52 in the lower surface is shaped as a ring to allow the external connection leads to be connected thereto, and the upper surface connected to the through hole 52 is provided as a disc form.

The land portion, including the through hole, is shaped as a ring by eliminating a conductive material portion from the center to facilitate alignment during stacking of the BGA packages. The land portion of the opposite side is shaped as a disc to prevent melted solder from flowing toward the opposite side during reflow soldering performed after mounting the solder ball.

Then, as shown in FIG. 6, copper (Cu), nickel (Ni) and gold (Au) are sequentially plated, centering around the through hole 52 via the plating process to form the metal-coated layer.

Thereafter, as shown in FIG. 4, the land pattern, connection lead and ball grid array are provided in a predetermined pattern configuration around the metal-coated layer formed on the lower and upper surfaces of the main substrate 31 via a patterning process, and the solder-resist is coated. Using an adhesive 39, the semiconductor chip 32 is mounted onto the center of the main substrate 31 and is bonded to the connection lead 33 by means of the wire 34, and the package body 30 is thereafter formed.

At this time, the semiconductor chip 32 is attached on the center of the main substrate 31 by using the conductive adhesive 39 on the die pad portion for attaching the semiconductor chip 32. The adhesive is then hardened at a temperature of approximately 150 C. Then, the bonding pads of the semiconductor chip 32 are connected to the external leads 38 of the main substrate 31 with a thin gold wire under a temperature of about 170 C. at a heater block.

Upon completing connection of the thin metal wire, the body molding is performed with the EMC. The solder ball mounting, in which the interlayer connection via the solder ball is accomplished by the land pattern, is then performed.

Thus, the manufacturing of the BGA package is completed by forming the solder ball 36 of a predetermined shape onto the solder ball pads 35 having through holes therein.

FIG. 9 is a vertical sectional view showing still another embodiment of the semiconductor device according to the present invention, which illustrates one preferred embodiment of the SOJ package mounted with the BGA package in a three-dimensional structure.

However, this BGA package has some disadvantages because of the different configuration of the land patterns between the upper and lower surfaces of the PCB. The terminals on both sides of the main substrate are thus connected via the through holes as shown in FIG. 5. In addition, by making the lower surface of the main substrate turn up after the molding, flux is coated over the land portion, and the solder balls are mounted on the land portion. Then, reflow soldering is carried out to form bumps, and respective packages, cut as a unit product, are employed.

In the semiconductor device illustrated in FIG. 9, a semiconductor chip is adhesively mounted onto the central surface of a main substrate 61 including through holes, connection leads and land patterns and the semiconductor chip is wire-bonded to the connection leads, so that a main package body 60 molded with the EMC is mounted in the opposite direction.

After this, a first semiconductor chip is adhesively mounted onto the center of the lower surface of a first substrate 71 including first through holes, first electrode connection terminals and first land patterns over the land pattern, and is wire-bonded to the first connection leads, so that a first package body 70 molded with EMC is mounted in the opposite direction, using first solder balls 76 as a connecting medium.

Then, a second semiconductor chip is adhesively mounted onto the center of the lower surface of a second substrate 81 including external leads 88, second through holes, second electrode connection terminals and second land patterns over the first land patterns and is then wire-bonded to the second connection leads, so that a second package body 80 molded with the EMC is mounted in the opposite direction, using second solder balls 86 as a connecting medium.

A third semiconductor chip is adhesively mounted onto the center of the lower surface of a third substrate 91 including third through holes, third electrode connection terminals and third land patterns over the second land pattern and is wire-bonded to the third electrode connection terminals, so that a third package body 90 molded with the EMC is mounted in the opposite direction, using third solder balls 96 as a connecting medium.

A stacked semiconductor device having a three-dimensional structure is therefore completed.

The semiconductor device having the three-dimensional structure constructed as above has external terminal leads 88 which are bent to be shaped as either "J-lead" or "gull-wing" for surface mounting onto a main substrate (not shown).

The external shape of the high-density, three-dimensional mounting package of the SOJ package. Internally, the BGA packages are stacked to realize the interlayer connection.

In other words, a substrate with leads and a substrate without leads are separately assembled to allow the upper surface having been molded to face upward, and the land portions that will be connected to solder bumps are coated with flux. The substrates are stacked, with the substrate with external leads generally in the center, and subjected to reflow soldering to achieve the interlayer connection. At this time, when applied to a memory device, the manufacturing process thereof is performed by designing signal lines in such a manner that common terminals are commonly connected and separately constructed terminals are connected by means of separate signal terminals.

Consequently, after reflow soldering, the memory device is molded with an encapsulation resin centering the substrate with external leads, hardened at a temperature around 175 C. for about 5 hours, and subjected to cutting and bending procedures to have a suitable lead shape required for the subsequent mounting thereof, thereby completing all processes.

The semiconductor device and manufacturing method thereof according to the present invention as described above can be usefully applied to the SOJ package capable of attaining the three-dimensional surface mounting, out of the scope of the conventional two-dimensional flat mounting of the BGA package.

Furthermore, the present invention is compatible with the currently-available mounting process on a main substrate and also improves reliability of the semiconductor device.

In addition, since the three-dimensional mounting structure for performing the interlayer connection using the BGA package, the mounting efficiency is improved to thus manufacture a semiconductor device that lowers manufacturing cost and enables mass production.

As a result, since the semiconductor device and manufacturing method therefor is achieved by the three-dimensional mounting structure which utilizes the BGA package capable of being stacked on the inside of SOJ package, it will be understood by those skilled in the art that various changes in form and details may be effected therein without departing from the spirit and scope of the invention as defined by the appended claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
JPH02134859A * Title not available
Non-Patent Citations
Reference
1"Pad Array Improves Density", Electronic Packaging & Production edited by Howard Markstein, May 1992.
2 *Article re Over Molded Pad Array and Carrier, ASIC & EDA, pp. 9 15 (Mar. 1993).
3Article re Over Molded Pad Array and Carrier, ASIC & EDA, pp. 9-15 (Mar. 1993).
4 *Pad Array Improves Density , Electronic Packaging & Production edited by Howard Markstein, May 1992.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5781415 *Jul 9, 1996Jul 14, 1998Nec CorporationSemiconductor package and mounting method
US5801448 *Apr 30, 1997Sep 1, 1998Micron Technology, Inc.Conductive lines on the back side of wafers and dice for semiconductor interconnects
US5808872 *Nov 13, 1995Sep 15, 1998Nippon Steel CorporationSemiconductor package and method of mounting the same on circuit board
US5854507 *Jul 21, 1998Dec 29, 1998Hewlett-Packard CompanyMultiple chip assembly
US5925928 *Mar 31, 1997Jul 20, 1999Siemens AktiengesellschaftData carrier card, assembly of at least two data carrier cards and method of accessing at least one of the data carrier cards
US5956233 *Dec 19, 1997Sep 21, 1999Texas Instruments IncorporatedHigh density single inline memory module
US5994166 *Mar 10, 1997Nov 30, 1999Micron Technology, Inc.Method of constructing stacked packages
US6051878 *Jan 19, 1999Apr 18, 2000Micron Technology, Inc.Method of constructing stacked packages
US6051887 *Aug 28, 1998Apr 18, 2000Medtronic, Inc.Semiconductor stacked device for implantable medical apparatus
US6084297 *Sep 3, 1998Jul 4, 2000Micron Technology, Inc.Cavity ball grid array apparatus
US6084300 *Dec 8, 1997Jul 4, 2000Oki Electric Industry Co., Ltd.Compact resin-sealed semiconductor device
US6188127 *Feb 20, 1996Feb 13, 2001Nec CorporationSemiconductor packing stack module and method of producing the same
US6190425May 11, 1999Feb 20, 2001Zomaya Group, Inc.Memory bar and related circuits and methods
US6198160 *Oct 22, 1997Mar 6, 2001Oki Electric Industry Co., Ltd.Surface mounted type semiconductor device with wrap-around external leads
US6200830 *Jun 15, 1999Mar 13, 2001Nitto Denko CorporationFabrication process of a semiconductor device
US6211461Jun 23, 1999Apr 3, 2001Hyundai Electronics Industries Co., Ltd.Chip size package and method of fabricating the same
US6222259Sep 10, 1999Apr 24, 2001Hyundai Electronics Industries Co., Ltd.Stack package and method of fabricating the same
US6222265Dec 17, 1999Apr 24, 2001Micron Technology, Inc.Method of constructing stacked packages
US6295220Nov 3, 1998Sep 25, 2001Zomaya Group, Inc.Memory bar and related circuits and methods
US6326244May 9, 2000Dec 4, 2001Micron Technology, Inc.Method of making a cavity ball grid array apparatus
US6339255 *Oct 22, 1999Jan 15, 2002Hyundai Electronics Industries Co., Ltd.Stacked semiconductor chips in a single semiconductor package
US6388333 *Jun 27, 2000May 14, 2002Fujitsu LimitedSemiconductor device having protruding electrodes higher than a sealed portion
US6404044Apr 13, 2001Jun 11, 2002Micron Technology, Inc.Semiconductor package with stacked substrates and multiple semiconductor dice
US6404046 *Feb 3, 2000Jun 11, 2002Amkor Technology, Inc.Module of stacked integrated circuit packages including an interposer
US6424031May 8, 2000Jul 23, 2002Amkor Technology, Inc.Stackable package with heat sink
US6448506Dec 28, 2000Sep 10, 2002Amkor Technology, Inc.Semiconductor package and circuit board for making the package
US6486545 *Jul 26, 2001Nov 26, 2002Amkor Technology, Inc.Pre-drilled ball grid array package
US6496355Oct 4, 2001Dec 17, 2002Avx CorporationInterdigitated capacitor with ball grid array (BGA) terminations
US6500698Oct 16, 2001Dec 31, 2002Hynix Semiconductor, Inc.Method for fabricating a stacked semiconductor chip package
US6504241 *Oct 14, 1999Jan 7, 2003Sony CorporationStackable semiconductor device and method for manufacturing the same
US6518659May 8, 2000Feb 11, 2003Amkor Technology, Inc.Stackable package having a cavity and a lid for an electronic device
US6528348Feb 19, 2002Mar 4, 2003Fujitsu LimitedSemiconductor device having protruding electrodes higher than a sealed portion
US6531337 *Jul 24, 2000Mar 11, 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US6531338Jul 31, 2002Mar 11, 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US6548759Jun 28, 2001Apr 15, 2003Amkor Technology, Inc.Pre-drilled image sensor package
US6564454Dec 28, 2000May 20, 2003Amkor Technology, Inc.Method of making and stacking a semiconductor package
US6583503May 2, 2002Jun 24, 2003Micron Technology, Inc.Semiconductor package with stacked substrates and multiple semiconductor dice
US6608371 *Jul 11, 2001Aug 19, 2003Seiko Epson CorporationSimple electrical connection of miniature, stacked chips
US6618267Sep 22, 1998Sep 9, 2003International Business Machines CorporationMulti-level electronic package and method for making same
US6656765Feb 2, 2000Dec 2, 2003Amkor Technology, Inc.Fabricating very thin chip size semiconductor packages
US6667544Jun 30, 2000Dec 23, 2003Amkor Technology, Inc.Stackable package having clips for fastening package and tool for opening clips
US6730536Jun 28, 2001May 4, 2004Amkor Technology, Inc.Pre-drilled image sensor package fabrication method
US6740971Nov 5, 2001May 25, 2004Micron Technology, Inc.Cavity ball grid array apparatus having improved inductance characteristics
US6765287Nov 29, 2002Jul 20, 2004Charles W. C. LinThree-dimensional stacked semiconductor package
US6790710Jan 31, 2002Sep 14, 2004Asat LimitedMethod of manufacturing an integrated circuit package
US6794741Apr 30, 2002Sep 21, 2004Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with pillars in pillar cavities
US6900545 *Mar 16, 2000May 31, 2005International Business Machines CorporationVariable thickness pads on a substrate surface
US6977431Nov 5, 2003Dec 20, 2005Amkor Technology, Inc.semiconductor die, die pad, and inner lead portions are embedded in a hardened plastic encapsulant; can be electrically coupled; printed circuit boards; increased functionality
US6979895Jun 19, 2003Dec 27, 2005Micron Technology, Inc.Semiconductor assembly of stacked substrates and multiple semiconductor dice
US6982486May 17, 2004Jan 3, 2006Micron Technology, Inc.Cavity ball grid array apparatus having improved inductance characteristics and method of fabricating the same
US6992395 *Jun 12, 2002Jan 31, 2006Sony CorporationSemiconductor device and semiconductor module having external electrodes on an outer periphery
US7009296Jan 15, 2004Mar 7, 2006Amkor Technology, Inc.Semiconductor package with substrate coupled to a peripheral side surface of a semiconductor die
US7061120Mar 17, 2004Jun 13, 2006Amkor Technology, Inc.Stackable semiconductor package having semiconductor chip within central through hole of substrate
US7067911Oct 15, 2004Jun 27, 2006Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with metal pillar in encapsulant aperture
US7129113Oct 22, 2004Oct 31, 2006Bridge Semiconductor CorporationMethod of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture
US7129420 *Dec 7, 2005Oct 31, 2006Seiko Epson CorporationSemiconductor device and method for manufacture thereof, circuit board, and electronic instrument
US7145226 *Jun 30, 2003Dec 5, 2006Intel CorporationScalable microelectronic package using conductive risers
US7190060Oct 28, 2003Mar 13, 2007Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US7190071Feb 24, 2004Mar 13, 2007Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US7227249Dec 22, 2004Jun 5, 2007Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with chips on opposite sides of lead
US7235871 *Jul 15, 2003Jun 26, 2007Micron Technology, Inc.Stacked microelectronic dies
US7253025Aug 20, 2004Aug 7, 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US7262082Aug 3, 2006Aug 28, 2007Bridge Semiconductor CorporationMethod of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture
US7268013Nov 2, 2005Sep 11, 2007Micron Technology, Inc.Method of fabricating a semiconductor die package having improved inductance characteristics
US7298031Aug 9, 2000Nov 20, 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US7321165 *Jul 8, 2004Jan 22, 2008Elpida Memory, Inc.Semiconductor device and its manufacturing method
US7453157 *May 27, 2005Nov 18, 2008Tessera, Inc.Microelectronic packages and methods therefor
US7494843Dec 26, 2006Feb 24, 2009Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with thermal conductor and encapsulant grinding
US7520052 *Jun 27, 2006Apr 21, 2009Texas Instruments IncorporatedMethod of manufacturing a semiconductor device
US7622333Aug 4, 2006Nov 24, 2009Stats Chippac Ltd.Integrated circuit package system for package stacking and manufacturing method thereof
US7645638Aug 4, 2006Jan 12, 2010Stats Chippac Ltd.Stackable multi-chip package system with support structure
US7663232Mar 7, 2006Feb 16, 2010Micron Technology, Inc.Elongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems
US7680837Oct 24, 2006Mar 16, 2010Nec CorporationFile management method for log-structured file system for sequentially adding and storing log of file access
US7745943May 3, 2007Jun 29, 2010Tessera, Inc.Microelectonic packages and methods therefor
US7811863Feb 1, 2009Oct 12, 2010Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment
US7915738Nov 9, 2009Mar 29, 2011Stats Chippac Ltd.Stackable multi-chip package system with support structure
US7971351 *Mar 9, 2009Jul 5, 2011Texas Instruments IncorporatedMethod of manufacturing a semiconductor device
US7993983Oct 26, 2006Aug 9, 2011Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with chip and encapsulant grinding
US7999383Jul 21, 2006Aug 16, 2011Bae Systems Information And Electronic Systems Integration Inc.High speed, high density, low power die interconnect system
US7999397May 28, 2010Aug 16, 2011Tessera, Inc.Microelectronic packages and methods therefor
US8012797Aug 25, 2009Sep 6, 2011Advanced Semiconductor Engineering, Inc.Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries
US8067272Oct 14, 2009Nov 29, 2011Stats Chippac Ltd.Integrated circuit package system for package stacking and manufacturing method thereof
US8067827May 21, 2007Nov 29, 2011Micron Technology, Inc.Stacked microelectronic device assemblies
US8076765Jul 22, 2009Dec 13, 2011Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages including openings partially exposing connecting elements, conductive bumps, or conductive conductors
US8114711Mar 23, 2009Feb 14, 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US8124456Jan 8, 2010Feb 28, 2012Micron Technology, Inc.Methods for securing semiconductor devices using elongated fasteners
US8143101Mar 21, 2008Mar 27, 2012Advanced Semiconductor Engineering, Inc.Semiconductor package and the method of making the same
US8148199Apr 9, 2009Apr 3, 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US8148205Sep 30, 2010Apr 3, 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US8158888Jun 23, 2009Apr 17, 2012Advanced Semiconductor Engineering, Inc.Circuit substrate and method of fabricating the same and chip package structure
US8198131Jul 29, 2010Jun 12, 2012Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages
US8278746Apr 2, 2010Oct 2, 2012Advanced Semiconductor Engineering, Inc.Semiconductor device packages including connecting elements
US8329581Jul 14, 2011Dec 11, 2012Tessera, Inc.Microelectronic packages and methods therefor
US8378477 *Sep 14, 2010Feb 19, 2013Stats Chippac Ltd.Integrated circuit packaging system with film encapsulation and method of manufacture thereof
US8405212Jun 18, 2010Mar 26, 2013Advanced Semiconductor Engineering, Inc.Semiconductor package
US8426244Jun 27, 2011Apr 23, 2013Sagacious Investment Group L.L.C.High speed, high density, low power die interconnect system
US8426968Jun 27, 2011Apr 23, 2013Sagacious Investment Group L.L.C.High speed, high density, low power die interconnect system
US8513799Apr 9, 2009Aug 20, 2013Tessera, Inc.Method of electrically connecting a microelectronic component
US8547068Aug 26, 2009Oct 1, 2013Samsung Sdi Co., Ltd.Protection circuit module and secondary battery including the protection circuit module
US8569885Sep 27, 2011Oct 29, 2013Advanced Semiconductor Engineering, Inc.Stacked semiconductor packages and related methods
US8587109Nov 28, 2011Nov 19, 2013Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic dies
US8624374Apr 2, 2010Jan 7, 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8636649 *Mar 11, 2009Jan 28, 2014West View Research, LlcEndoscopic smart probe and method
US8642383Sep 28, 2006Feb 4, 2014Stats Chippac Ltd.Dual-die package structure having dies externally and simultaneously connected via bump electrodes and bond wires
US8643167Dec 5, 2011Feb 4, 2014Advanced Semiconductor Engineering, Inc.Semiconductor package with through silicon vias and method for making the same
US8823156Feb 9, 2011Sep 2, 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages having stacking functionality and including interposer
US20120061855 *Sep 14, 2010Mar 15, 2012Byung Tai DoIntegrated circuit packaging system with film encapsulation and method of manufacture thereof
US20130292838 *Jul 10, 2013Nov 7, 2013Sanka GanesanPackage-on-package interconnect stiffener
USRE39628Jul 27, 2004May 15, 2007Stakick Group, L.P.Stackable flex circuit IC package and method of making same
USRE40112Apr 14, 2004Feb 26, 2008Amkor Technology, Inc.Semiconductor package and method for fabricating the same
USRE41039Oct 26, 2004Dec 15, 2009Entorian Technologies, LpStackable chip package with flex carrier
WO2008016332A1 *Aug 3, 2007Feb 7, 2008Stats Chippac LtdStackable multi-chip package system with support structure
Legal Events
DateCodeEventDescription
Jul 3, 2008FPAYFee payment
Year of fee payment: 12
Jun 10, 2004FPAYFee payment
Year of fee payment: 8
Jul 3, 2000FPAYFee payment
Year of fee payment: 4
Apr 18, 1995ASAssignment
Owner name: SAMSUG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KWON, YOUNG SHIN;AHN, SEUNG HO;REEL/FRAME:007487/0800
Effective date: 19950224