|Publication number||US5606266 A|
|Application number||US 08/497,504|
|Publication date||Feb 25, 1997|
|Filing date||Jun 30, 1995|
|Priority date||Nov 4, 1994|
|Also published as||US5761099, US5815003, US5859542, US5898318|
|Publication number||08497504, 497504, US 5606266 A, US 5606266A, US-A-5606266, US5606266 A, US5606266A|
|Inventors||Bruce B. Pedersen|
|Original Assignee||Altera Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Non-Patent Citations (2), Referenced by (99), Classifications (9), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This patent application is a continuation-in-part of Ser. No. 08/334,879, filed Nov. 4, 1994, abandoned.
The present invention relates to the field of digital electronic circuits. More specifically, in one embodiment the invention provides an improved programmable logic device with enhanced output routing as well as associated methods of operation.
Programmable logic devices (PLDs) are well known to those in the electronics art. Such programmable logic devices are commonly referred to as PALs (Programmable Array Logic), PLAs (Programmable Logic Arrays), FPLAs (Field Programmable Logic Arrays), EPLDs (Electronically Programmable Logic Devices), EEPLDs, LCAs (Logic Cell Arrays), FPGAs (Field Programmable Gate Arrays), and the like. Such devices are used in a wide array of applications where it is desirable to configure or program an off the shelf device for a specific application. Such devices include, for example, the well known Classic™ EPLDs, MAX® 5000 EPLDs, and FLEX® EPLDs all made by Altera®.
These devices, while similar in some aspects of overall functionality, may be of very different types in terms of circuit architecture. One family of PLDs uses a sum-of-products (SOP) architecture whereby each output is the ORed sum of a number of ANDed product terms of the inputs. This family is represented by the Altera MAX® and Classic™ 5000 EPLDs. Another family of PLDs uses look-up tables (LUTs) to perform logic functions. This family is represented by the Altera FLEX® EPLDs.
Modern PLDs generally are constructed from small functional units variously referred to as logic modules or macrocells and herein referred to as logic elements (LEs). These LEs are typically identical or nearly identical throughout the PLD and perform a function that is a sub unit of the function of the entire PLD. For example, in a PLD based on an LUT architecture, the LEs might each be four input/one output LUTs. PLDs generally include an interconnect structure of conductors to provide a mechanism for selectively connecting the inputs and outputs of the LEs in order to perform the PLD functionality.
Larger PLD's of both the SOP and LUT type generally group the smaller LEs into larger functional units herein referred to as logic array blocks (LABs). The LABs can contain within them a local LAB interconnect that allows signals in one LE to be selectively connected to signals in a different LE in the same LAB and that transmits signals from the global interconnect to the inputs of the individual LEs. The LABs may be connected to one another and to input and output circuits by means of the global interconnect,
While such devices have met with substantial success, such devices also meet with certain limitations.
For example, larger PLDs are generally provided with a large number of external input/output pins for transmitting signals off-chip, but the interconnect structure of such PLDs is such that a particular LE on the chip has direct access to a very limited number of I/O pins. A typical PLD may have as many as two hundred to four hundred or more I/O pins. Such devices are also provided with an intricate global interconnect structure for allowing individual functional elements on the PLD to communicate signals with all other elements on the PLD. For reasons of conserving chip area, this global interconnect structure is connected to the external pins in a limited way such that a particular LE on the chip has direct access to a very limited number of I/O pins. If a signal from a LE must be transmitted to an I/O pin to which that LE does not have direct access, the signal must be routed through an additional LE that has direct access to that I/O pin. This can create problems in PLD reprogrammability and modifiability of certain logic designs. For example, if a minor modification in an application requires that a logic signal be routed to a different I/O pin, ideally the PLD should be easily reprogrammable to accommodate this modification. However, with the limitations of some prior art PLDs, rerouting a logic signal to a different I/O pin could require use of additional LEs. If these LEs were unavailable because they were being used in other parts of the design, modification of the chip to reroute the output signal might be impossible.
From the above it is seen that an improved programmable logic device is desired.
The invention provides an improved programmable logic device for use in digital circuits and systems in which a LAB may be provided with lines in its LAB interconnect that are directly connected to an external I/O pin driver. This design allows the output pin routing to take advantage of the flexibility of routing of signals into the LABs that is built into the PLD. The flexibility in output routing provided by the invention allows for PLDs that are much improved in their ability to accommodate applications that require particular output pin assignments. This improves the routing of output signals by not requiring that a signal going to a particular I/O pin be directed through a particular group of LEs. It also improves the functionality of the device by not requiring an extra logic element to get an output signal to a particular I/O pin and allows direct connection between an input signal on one I/O pin and an output signal on another I/O pin without routing the signal through a LE.
A computer system or other digital processing machine incorporating the invention will benefit from the added flexibility and reprogrammability of the PLD.
FIG. 1 is a simplified block diagram of a prior art PLD.
FIG. 2 is a schematic block diagram showing a LAB of FIG. 1 with LAB-based output routing according to the invention.
FIG. 3 is a simplified block diagram of a specific PLD showing the locations of I/O pins.
FIG. 4 is a simplified block diagram of a prior art PLD is showing the routing of LE outputs to the I/O pins.
FIG. 5 is a simplified block diagram showing a LAB with LAB-based output routing according to the invention.
FIG. 6 is a block diagram of a digital processing system including a PLD with LAB-based output routing according to the invention.
For the sake of clarity, the invention will be explained with reference to a PLD architecture that was disclosed in co-assigned U.S. Pat. No. 5,260,611 (the '611 patent) which is incorporated herein by reference. Some figures from that patent are reproduced here to aid in an understanding of the invention. However, it will be apparent to one skilled in the art that the invention may be used in a very wide variety of different PLD architectures including architectures that are fundamentally different from that disclosed in the '611 patent.
FIG. 1 shows the overall organization of an illustrative prior art PLD integrated circuit 10. Many details of this circuit not necessary for an understanding of the present invention are discussed in co-assigned U.S. Pat. No. 5,260,611. Not all of the conductors employed in circuit 10 are shown in FIG. 1, but enough is shown in this figure for the present discussion. Each LE 12 is represented by a small square in FIG. 1. LEs 12 are grouped together in groups of eight in this particular example. Each of these groups is referred to as a logic array block (LAB) 14. LABs 14 are arranged in six horizontal rows and twenty two vertical columns on circuit 10. Accordingly, there are a total of one hundred thirty two LABs 14 and one thousand fifty six LEs 12 on circuit 10. Each LE 12 is capable of performing a relatively elementary logic function, but extremely complex logic can be performed by variously interconnecting the LEs.
The interconnection circuitry shown in FIG. 1 includes groups of so-called global horizontal conductors (or global horizontal interconnect) 20 interspersed between the horizontal rows of LABs and groups of global vertical conductors (or global vertical interconnect) 22 interspersed between the vertical columns of LABS. These conductors are global in the sense that they extend along an entire row or column of LABs and are not localized to one LAB. Programmable interconnections can be made between select intersecting horizontal and vertical conductors in order to apply signals on the vertical conductors to the horizontal conductors. Although other numbers of conductors can be used if desired, in the depicted embodiment, there are one hundred seventy six conductors in each group of global horizontal conductors 20 and sixteen conductors in each group of global vertical conductors 22. In one specific embodiment, programmable connections are possible between a vertical conductor 22 and just one horizontal conductor 20 in each of the six horizontal rows that the vertical conductor crosses. This limitation is imposed on the general interconnect because the circuitry needed to selectably allow a connection between intersecting conductors takes up a certain amount of area on the chip and this chip area is limited.
The interconnection circuitry shown in FIG. 1 further includes groups of vertical LAB input conductors 24 associated with each LAB 14 for conveying signals from the global horizontal conductors 20 intersected by conductors 24 into the LEs 12 in that LAB. The conductors 24 are part of the LAB interconnect which is local to just one LAB. Finally, the interconnection circuitry shown in FIG. 1 includes a set of universal fast interconnect conductors 30 which are globally connected to all LABs and are designed to transmit fast signals throughout the PLD. Although other numbers of conductors can be used if desired, in the depicted embodiment there are twenty four conductors in each group of LAB input conductors 24 and there are four universal fast conductors 30.
Turning now to FIG. 2 which shows one possible implementation of part of a typical LAB 14 incorporating enhancements according to the invention, three representative LEs 12 are shown. Although LEs 12 can be implemented in other ways (e.g., as product-term-based macrocells), in the illustrative embodiment shown in FIG. 2 each LE 12 includes a look up table or universal logic block ("ULB") 40 and a flip-flop type device 142.
In addition to the above-described representative LEs 12, FIG. 2 shows portions of representative global horizontal conductors 20, global vertical conductors 22, local LAB input conductors 24, local inter-LAB feed-back conductors 26, and universal fast conductors 30. Each of LAB input conductors 24 can be connected to a selected one (or more) of conductors 20 and 30 via a programmably controlled programmable logic connector ("PLC") 50 (only some of which are shown in FIG. 2). Local inter-LAB conductors 26 connect only to inter-LAB signals and are used primarily for feed-back of LE outputs through lines 54 to the inputs of other LEs in the same LAB.
PLCs 50 can be implemented in any of a wide variety of ways. For example, each PLC 50 can be a relatively simple programmable connector such as a plurality of switches for connecting any one of several inputs to an output. Examples of components suitable for implementing PLCs 50 are EPROMs, EEPROMs, pass transistors, transmission gates, antifuses, laser fuses, metal optional links, etc. The components of PLCs 50 can be controlled by various function control elements ("FCEs") as described in more detail below (although with certain PLC implementations (e.g., fuses and metal optional links) separate FCE devices are not required, so that in those cases the depiction of FCE devices in the accompanying drawings merely indicates that the PLCs are programmable). In the depicted embodiment each PLC 50 is a 15-to-1 multiplexer which is controlled by programmable function control elements ("FCEs") 51 to connect one of its fifteen inputs to its output. Each of the fifteen inputs is the signal on a predetermined respective one of conductors 20 or 30. There is one PLC 50 for each of the twenty four LAB input conductors 24. Each of conductors 20 and 30 is connected to two of PLCs 50. Accordingly, each of conductors 20 and 30 is connectable to two of conductors 24. The letter P and the associated arrow symbol inside dotted line 49 indicate that the population of connections from conductors 20 and 30 to the inputs of each of PLCs 50 is a partial population meaning that not every intersection indicates a possible interconnection.
Like PLCs 50, FCEs 51 can also be implemented in any of several different ways. For example, FCEs 51 can be SRAMs, DRAMs, first-in first-out ("FIFO") memories, EPROMs, EEPROMS, function control registers ferro-electric memories, fuses, antifuses, or the like.
Each of the four data inputs to each LE 12 can be connected to any one (or more) of LAB input conductors 24 and/or any one (or more) of local conductors 26 via a PLC 52. PLCs 52 (and similar PLCs 34 which are discussed below) may have any of the characteristics described above for the general case of PLCs 50. However, in the depicted, presently preferred embodiment each of PLCs 52 (and each similar PLC 34) is a 32-to-1 mux so that any one of the twenty-four LAB input conductors 24 or any one of the eight local conductors 26 can be connected to each LAB data input. Accordingly, the letter F and the associated arrow symbol inside chain dotted line 59 indicate that the population of connections from conductors 24 and 26 to PLCs 34 and 52 is a full population meaning that each intersection of lines indicates a possible interconnection. With these interconnections just described, any of the signals on the global horizontal lines 20 in that row or on universal fast interconnects 30 may be connected to any of the LE inputs. To avoid overcrowding the drawing, the FCEs (similar to above-described FCEs 51) for programmably controlling PLCs 34 and 52 are not shown separately, but rather are assumed to be part of elements 34 and 52.
According to the invention, one or more additional lines 55 are included in this area 59 of full population interconnections in one or more of the LABs of the device. As with the LE inputs just described, any of the signals on the global horizontal lines 20 in that row or on universal fast interconnects 30 may be connected to any of these additional lines 55. However, instead .of these lines 55 being connected to an LE input or other signal in the LAB, each is connected to an external device I/O pin 100, optionally, the lines 55 may be connected to the output pins through a driver that is not shown. The importance of this additional interconnection will be more fully understood with reference to the additional figures discussed below.
The data output of each LE 12 can be applied (via conductor 54) to a respective one of local conductors 26. These conductors serve only the LEs in the associated LAB 14. In other words, conductors 26 do not extend beyond the associated LAB. The data output of LE 12 can also be applied to either or both of two global vertical conductors 22 (via tri-state drivers 56), and to one of global horizontal conductors 20 (via PLC 58 and tri-state driver 60). The other input or inputs to each PLC 58 are the signals from one or more of global vertical conductors 22. Accordingly, global vertical conductors 22 are selectively connectable to global horizontal conductors 20 via PLCs 58 and tri-state drivers 60. PLCs 58 may be similar to any of the above-described PLCs. The use of tri-state drivers 56 and 60 is advantageous to strengthen signals which may be required to travel relatively long distances throughout circuit 10 and/or which may be inputs to relatively large numbers of other components. Some or all of tri-state drivers 56 and 60 may be controlled (i.e., turned on or off) by FCEs (e.g., FCEs 57) on circuit 10. PLCs 58 are also typically controlled by FCES on the circuit. All of these FCEs may be similar to above-described FCEs 51.
In addition to being available as data inputs to LEs 12, the signals on any of conductors 24 and 26 can also or alternatively be applied to any of local vertical conductors 32 via PLCs 34. In the depicted embodiment, each of PLCs 34 is a 32-to-1 switch, but PLCs 34 can alternatively have any of the characteristics described above for the general case of PLCs 50. Although only two PLCs 34 are shown in FIG. 2, there is preferably one such PLC for each of the four conductors 32. Each of conductors 32 is connectable to any one of universal fast conductors 30 for receiving the signal on the fast conductor. These connections from conductors 30 to conductors 32 are preferably made in the same way that the connections from conductors 24 and 26 to conductors 32 are made, i.e., by PLCs controlled by FCEs (all represented by element 31 in FIG. 2). Again, although each of these PLCs can have any of the characteristics described above for the general case of PLCs 50, in the depicted, presently preferred embodiment each of these PLCs can connect any of conductors 30 to an associated one of conductors 32. The letter F and the arrow symbol inside chain dotted line 31 indicate that the population of possible connections from conductors 30 to each of conductors 32 is a full population. Each of conductors 32 is connectable (via conductors 36) to each of LEs 12. FCE-controlled PLCs in each LE allow these signals to be used for such purposes as flip-flop clock and flip-flop clear. Thus local vertical conductors 32 are known as clock and clear lines and can be driven from fast lines 30 for synchronous clocks and clears (i.e., clocks and clears which come from outside of device 10 and are available everywhere throughout device 10), or from LAB input lines 24 or local lines 26.
There are two other types of LE interconnections shown in FIG. 2 which require discussion. The first of these is carry chain interconnection represented in part by conductors 70a and 70b. These interconnections allow a carry out output of each LE 12 to be used as a carry in input to an adjacent or nearby LE as shown, for example, in commonly assigned, co-pending U.S. patent application Ser. No. 07/880,752 incorporated herein by reference for all purposes. For example, carry chain conductors 70a allow the carry out output of each LE 12 shown in FIG. 2 to be the carry in input to the next higher LE in that Fig. Similarly, carry chain conductor 70b runs from the top-most LE 12 in the LAB fragment shown in FIG. 2 to the bottom-most LE in the horizontally adjacent LAB in the adjacent column of LABS. This allows the carry chain to continue from LAB to LAB if desired.
The other type of LE interconnection remaining to be discussed is illustrated by representative conductors 72a and 72b in FIG. 2 (see also commonly assigned, co-pending U.S. application Ser. No. 07/880,888). These conductors are called cascade connect conductors. They allow the data outputs of adjacent or nearby LEs 12 to be logically combined, if desired, to perform more complex logic functions without the need to pass intermediate data through the general interconnection network. The manner in which cascade connect conductors 72 are employed in the LEs is shown in detail in FIG. 12.
FIG. 3 shows how input/output pins are provided on circuit 10. Six groups 90 of eight input/output pins are shown along each side of circuit 10. Twenty-two groups 92 of two input/output pins are shown along each of the top and bottom of the circuit. In addition, there are four fast input pins 94 respectively connected to fast conductors 30, seven control pins 96 for use during programming of device 10, and approximately thirty supply pins 98 for supplying power and ground potential to device 10.
FIG. 4 shows an illustrative embodiment of a prior art arrangement for connecting LE output signals to I/O pins. In FIG. 4 the one hundred seventy six global horizontal conductors 20 associated with each horizontal row of LABs 14 are arranged so that half can receive the outputs of the drivers 60 (FIG. 2) associated with the top four LEs 12 in each LAB in that row, while the other half of these conductors 20 can receive the outputs of the drivers 60 associated with the lower four LEs 12 in each LAB in that row. Accordingly, in FIG. 4 each group of one hundred seventy six global horizontal conductors 20 is shown divided into two subgroups of eighty-eight such conductors, one subgroup being above the associated row of LABs 14, and the other subgroup being below that row of LABs. Each input/output pin 100 in each group 90 of such pins can receive an output via a PLC 102 from a subset of the conductors 20 in a subgroups of eighty-eight such conductors. PLCs 102 can have any of the characteristics described above for the general case of PLCs 50, and PLCs 102 are controlled by programmable FCEs similar to those described above. One of these two subgroups of conductors is associated with the lower LEs 12 in one row of LABs 14, while the other subgroup of conductors is associated with the upper LEs 12 in the LAB row immediately below the first row.
For use as an input pin, each pin 100 is connected through two tri-state drivers to two of conductors 20. Thus each symbol 104 in FIG. 4 represents two tri-state drivers, each of which is programmably controlled (e.g., by an FCE similar to those described above).
One important aspect this prior art circuit for an understanding of the present invention is that all connections to input/output pins 100 are made through the global interconnect via lines 20. For output in this prior art circuit, each global interconnect line 20 can connect to only two particular I/O pins and each vertical interconnect 22 can connect to only two I/O pins. As explained in the discussion of FIG. 2, an output of a LE 12 can connect to only one horizontal interconnect 20 and to two vertical interconnects 22. The LE can therefore directly connect to only thirty output pins: two on its own horizontal line, four on its two vertical lines, and 12 on the six horizontal lines that are accessible from the two vertical lines. If the output signal from an LE is required at a different pin from one of those thirty, the signal must be routed through a different LE.
The LAB illustrated in FIG. 2 according to the invention avoids this limitation by allowing an output pin to be selectively connected to any of the LAB-input lines 24 or inter-LAB lines 26 via PLCs 55. As described above, at least one of LAB-input lines 24 may be connected to any one of the one hundred seventy-six horizontal global conductors 20 associated with that LAB's row. With this interconnection, the output of any LE on the PLD may be connected to any output pin having a LAB-based connection without the need to pass through any other LE.
FIG. 5 is a simplified block diagram of a LAB 14 showing only those details necessary to illustrate the invention. FIG. 5 illustrates a LAB 14 having eight LEs 12 and having LAB-input lines 24. Two LAB-based output lines 55 are shown which drive the signals to output pins 100.
FIG. 6 shows a block diagram of a digital system within which the present invention may be embodied. In the particular embodiment of FIG. 6, a processing unit 101 is coupled to a memory 105 and an I/O 111 and incorporates a programmable logic device (PLD) 121. PLD 121 may be specially coupled to memory 105 through connection 131 and to I/O 111 through connection 135. The system may be a programmed digital computer system, digital signal processing system, specialized digital switching network, or other processing system. Moreover, the system may be a general purpose computer, a special purpose computer (such as telecommunications equipment) optimized for an application-specific task such as programming PLD 121, or a combination of a general purpose computer and auxiliary special purpose hardware.
Processing unit 101 may direct data to an appropriate system component for processing or storage, execute a program stored in memory 105 or input using I/O 111, or other similar function. Processing unit 101 may be a central processing unit (CPU), microprocessor, floating point coprocessor, graphics coprocessor, hardware controller, microcontroller, programmable logic device programmed for use as a controller, or other processing unit. Furthermore, in many embodiments, there is often no need for a CPU. For example, instead of a CPU, one or more PLDs 121 may control the logical operations of the system.
In some embodiments, processing unit 101 may even be a computer system. In one embodiment, source code may be stored in memory 105, compiled into machine language, and executed by processing unit 101. Processing unit 101 need not contain a CPU and in one embodiment, instructions may be executed by one or more PLDs 121. Instead of storing source code in memory 105, only the machine language representation of the source code, without the source code, may be stored in memory 105 for execution by processing unit 101. Memory 105 may be a random access memory (RAM), read only memory (ROM), fixed or flexible disk media, PC Card flash disk memory, tape, or any other storage retrieval means, or any combination of these storage retrieval means.
Processing unit 101 uses I/O 111 to provide an input and output path for user interaction. For example, a user may input logical functions to be programmed into programmable logic device 121. I/O 111 may be a keyboard, mouse, track ball, digitizing tablet, text or graphical display, touch screen, pen tablet, printer, or other input or output means, or any combination of these means. I/O 111 may also be a connection or bus to another processing system that provides input or receives output from 101. In one embodiment, I/O 111 includes a printer used for printing a hard copy of any processing unit 101 output. In particular, using I/O 111, a user may print a copy of a document prepared using a word processing program executed using processing unit 101. In other cases, a user may print out a copy of the source code or a listing of the logical functions contained within PLD 121.
PLD may serve many different purposes within the system in FIG. 6. PLD 121 may be a logical building block of processing unit 101, supporting its internal and external operations. PLD 121 is programmed to implement the logical functions necessary to carry on its particular role in system operation.
As some examples of the multitude of uses for PLD 121, processing unit 101 may use PLD 121, through connection 131, to decode memory or port addresses for accessing memory 105 or I/O 111. PLD 121 may be programmed to store data like a memory or specialized memory, where this comes from processing unit 101 or memory 105 (via connection 131). PLD 121 may be used as a microcontroller for a memory 105 device such as a fixed or flexible disk drive. PLD 121 may also be configured to be a microcontroller for an I/O 111 device such as a keyboard or scanner, passing data through connection 135.
In other embodiments, PLD 121 may be used as a controller or specialized processing unit such as a coprocessor for performing mathematical or graphical calculations. In still other embodiments, PLD 121 may be used for telecommunications applications. For example, processing unit 101 would direct data to PLD 121; PLD 121 processes this data; then PLD 121 returns the results to processing unit 101. Furthermore, processing unit 101 may pass or direct a program stored in memory 105 or input using I/O 111 to PLD 121 for execution. These are some of multitude of uses of PLD 121 within a digital system. Also, a system such as the one shown in FIG. 6 may embody a plurality of PLDs 121, each performing different system functions.
The system shown in FIG. 6 may also be used for programming PLD 121 with a particular logic pattern. A computer program for designing functions into a PLD may be stored in memory 105 and executed using processing unit 101. Then, a design characteristic which is to be programmed into PLD 121 is input via I/O 111 and processed by processing unit 101. In the end, processing unit 101 transfers and programs the design characteristic into PLD 121.
In FIG. 6, processing unit 101 is shown incorporating PLD 121. However, in other embodiments, PLD 121 may be external to processing unit 101, and a PLD interface may be coupled between processing unit 101 and PLD 121. The PLD interface would provide the proper adapters or sockets for interfacing PLD 121 to processing unit 101. Moreover, the PLD interface would provide the proper voltages and electrical characteristics for coupling PLD 121 to processing unit 101.
The invention has now been explained with reference to specific embodiments. However, a number of variations to the invention will be obvious to anyone with skill in the art. For example, the invention need not be limited to circuits that are commonly thought of as PLDs; other types of configurable counter circuits or adder circuits may employ the invention. Also, the particular design of the LABs is not determinative. The invention may be used with SOP-based LABs as well as LUT-based LABs. The invention may also be employed in PLDs having a wide variety of LAB and LE architectures and a number of different interconnect strategies. Additionally, the particular configurations of the global and local interconnect are not determinative. Circuits in which the invention may be employed may employ either a more limited or more extensive global interconnect than those depicted in the specific embodiments- It should also be noted that the device output pins may be configured on different devices as bidirectional input/output pins or as unidirectional output pins. Where the term output pin is used in this application, it is to be understood that an input/output is included as well. Finally, systems incorporating the invention may be any type of information processing system or subsystem. It is therefore intended that the invention not be limited except as specified in the attached claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4758985 *||Mar 28, 1986||Jul 19, 1988||Xilinx, Inc.||Microprocessor oriented configurable logic element|
|US5109353 *||Dec 2, 1988||Apr 28, 1992||Quickturn Systems, Incorporated||Apparatus for emulation of electronic hardware system|
|US5260611 *||May 8, 1992||Nov 9, 1993||Altera Corporation||Programmable logic array having local and long distance conductors|
|US5317210 *||Feb 23, 1993||May 31, 1994||Altera Corporation||I/O cell for programmable logic device providing latched, unlatched, and fast inputs|
|US5338984 *||Feb 5, 1993||Aug 16, 1994||National Semiconductor Corp.||Local and express diagonal busses in a configurable logic array|
|US5359242 *||Jan 21, 1993||Oct 25, 1994||Altera Corporation||Programmable logic with carry-in/carry-out between logic blocks|
|US5371422 *||Mar 29, 1993||Dec 6, 1994||Altera Corporation||Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements|
|US5455525 *||Dec 6, 1993||Oct 3, 1995||Intelligent Logic Systems, Inc.||Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array|
|1||*||Patterson et al.; Computer Architecture: A Quantitative Approach; copyright 1990 by Morgan Kaufmann Publishers, Inc.; pp. 204 206.|
|2||Patterson et al.; Computer Architecture: A Quantitative Approach; copyright 1990 by Morgan Kaufmann Publishers, Inc.; pp. 204-206.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5764080 *||Aug 24, 1995||Jun 9, 1998||Altera Corporation||Input/output interface circuitry for programmable logic array integrated circuit devices|
|US5898317 *||Dec 23, 1996||Apr 27, 1999||Motorola, Inc.||Configurable monolithic semiconductor circuit and method for configuring|
|US6049225 *||Feb 13, 1998||Apr 11, 2000||Altera Corporation||Input/output interface circuitry for programmable logic array integrated circuit devices|
|US6160420||Nov 12, 1996||Dec 12, 2000||Actel Corporation||Programmable interconnect architecture|
|US6353920 *||Nov 17, 1998||Mar 5, 2002||Xilinx, Inc.||Method for implementing wide gates and tristate buffers using FPGA carry logic|
|US6476636||Sep 2, 2000||Nov 5, 2002||Actel Corporation||Tileable field-programmable gate array architecture|
|US6611153||Jan 31, 2002||Aug 26, 2003||Actel Corporation||Tileable field-programmable gate array architecture|
|US6700404||Jan 30, 2002||Mar 2, 2004||Actel Corporation||Tileable field-programmable gate array architecture|
|US6731133||Feb 15, 2002||May 4, 2004||Actel Corporation||Routing structures for a tileable field-programmable gate array architecture|
|US6744278||Jan 31, 2002||Jun 1, 2004||Actel Corporation||Tileable field-programmable gate array architecture|
|US6870396||Apr 30, 2003||Mar 22, 2005||Actel Corporation||Tileable field-programmable gate array architecture|
|US6888375||Apr 30, 2003||May 3, 2005||Actel Corporation||Tileable field-programmable gate array architecture|
|US6937063||Apr 21, 2004||Aug 30, 2005||Actel Corporation||Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array|
|US6968487||Feb 7, 2002||Nov 22, 2005||Actel Corporation||User available body scan chain|
|US7015719||Feb 11, 2005||Mar 21, 2006||Actel Corporation||Tileable field-programmable gate array architecture|
|US7119576||Jun 18, 2004||Oct 10, 2006||Altera Corporation||Devices and methods with programmable logic and digital signal processing regions|
|US7126856||May 5, 2005||Oct 24, 2006||Actel Corporation||Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array|
|US7137095||Feb 15, 2002||Nov 14, 2006||Actel Corporation||Freeway routing system for a gate array|
|US7157938||Jan 18, 2006||Jan 2, 2007||Actel Corporation||Tileable field-programmable gate array architecture|
|US7342416||Nov 20, 2006||Mar 11, 2008||Actel Corporation||Tileable field-programmable gate array architecture|
|US7346644||Aug 17, 2006||Mar 18, 2008||Altera Corporation||Devices and methods with programmable logic and digital signal processing regions|
|US7426665||Jan 30, 2002||Sep 16, 2008||Actel Corporation||Tileable field-programmable gate array architecture|
|US7482835||Oct 24, 2006||Jan 27, 2009||Actel Corporation||Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array|
|US7814137||Jan 9, 2007||Oct 12, 2010||Altera Corporation||Combined interpolation and decimation filter for programmable logic device|
|US7822799||Jun 26, 2006||Oct 26, 2010||Altera Corporation||Adder-rounder circuitry for specialized processing block in programmable logic device|
|US7836117||Jul 18, 2006||Nov 16, 2010||Altera Corporation||Specialized processing block for programmable logic device|
|US7865541||Jan 22, 2007||Jan 4, 2011||Altera Corporation||Configuring floating point operations in a programmable logic device|
|US7930336||Dec 5, 2006||Apr 19, 2011||Altera Corporation||Large multiplier for programmable logic device|
|US7948267||Feb 9, 2010||May 24, 2011||Altera Corporation||Efficient rounding circuits and methods in configurable integrated circuit devices|
|US7949699||Aug 30, 2007||May 24, 2011||Altera Corporation||Implementation of decimation filter in integrated circuit device using ram-based data storage|
|US8041759||Jun 5, 2006||Oct 18, 2011||Altera Corporation||Specialized processing block for programmable logic device|
|US8244789||Mar 14, 2008||Aug 14, 2012||Altera Corporation||Normalization of floating point operations in a programmable integrated circuit device|
|US8255448||Oct 2, 2008||Aug 28, 2012||Altera Corporation||Implementing division in a programmable integrated circuit device|
|US8266198||Jun 5, 2006||Sep 11, 2012||Altera Corporation||Specialized processing block for programmable logic device|
|US8266199||Jun 5, 2006||Sep 11, 2012||Altera Corporation||Specialized processing block for programmable logic device|
|US8301681||Jun 5, 2006||Oct 30, 2012||Altera Corporation||Specialized processing block for programmable logic device|
|US8307023||Oct 10, 2008||Nov 6, 2012||Altera Corporation||DSP block for implementing large multiplier on a programmable integrated circuit device|
|US8386550||Sep 20, 2006||Feb 26, 2013||Altera Corporation||Method for configuring a finite impulse response filter in a programmable logic device|
|US8386553||Mar 6, 2007||Feb 26, 2013||Altera Corporation||Large multiplier for programmable logic device|
|US8396914||Sep 11, 2009||Mar 12, 2013||Altera Corporation||Matrix decomposition in an integrated circuit device|
|US8412756||Sep 11, 2009||Apr 2, 2013||Altera Corporation||Multi-operand floating point operations in a programmable integrated circuit device|
|US8458243||Mar 3, 2010||Jun 4, 2013||Altera Corporation||Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering|
|US8468192||Mar 3, 2009||Jun 18, 2013||Altera Corporation||Implementing multipliers in a programmable integrated circuit device|
|US8484265||Mar 4, 2010||Jul 9, 2013||Altera Corporation||Angular range reduction in an integrated circuit device|
|US8510354||Mar 12, 2010||Aug 13, 2013||Altera Corporation||Calculation of trigonometric functions in an integrated circuit device|
|US8539014||Mar 25, 2010||Sep 17, 2013||Altera Corporation||Solving linear matrices in an integrated circuit device|
|US8539016||Feb 9, 2010||Sep 17, 2013||Altera Corporation||QR decomposition in an integrated circuit device|
|US8543634||Mar 30, 2012||Sep 24, 2013||Altera Corporation||Specialized processing block for programmable integrated circuit device|
|US8549055||Mar 3, 2010||Oct 1, 2013||Altera Corporation||Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry|
|US8577951||Aug 19, 2010||Nov 5, 2013||Altera Corporation||Matrix operations in an integrated circuit device|
|US8589463||Jun 25, 2010||Nov 19, 2013||Altera Corporation||Calculation of trigonometric functions in an integrated circuit device|
|US8589465||May 8, 2013||Nov 19, 2013||Altera Corporation||Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering|
|US8601044||Mar 2, 2010||Dec 3, 2013||Altera Corporation||Discrete Fourier Transform in an integrated circuit device|
|US8620977||Aug 7, 2013||Dec 31, 2013||Altera Corporation||Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry|
|US8620980||Jan 26, 2010||Dec 31, 2013||Altera Corporation||Programmable device with specialized multiplier blocks|
|US8626815||Mar 3, 2009||Jan 7, 2014||Altera Corporation||Configuring a programmable integrated circuit device to perform matrix multiplication|
|US8645449||Mar 3, 2009||Feb 4, 2014||Altera Corporation||Combined floating point adder and subtractor|
|US8645450||Mar 2, 2007||Feb 4, 2014||Altera Corporation||Multiplier-accumulator circuitry and methods|
|US8645451||Mar 10, 2011||Feb 4, 2014||Altera Corporation||Double-clocked specialized processing block in an integrated circuit device|
|US8650231||Nov 25, 2009||Feb 11, 2014||Altera Corporation||Configuring floating point operations in a programmable device|
|US8650236||Aug 4, 2009||Feb 11, 2014||Altera Corporation||High-rate interpolation or decimation filter in integrated circuit device|
|US8706790||Mar 3, 2009||Apr 22, 2014||Altera Corporation||Implementing mixed-precision floating-point operations in a programmable integrated circuit device|
|US8732225||Oct 11, 2013||May 20, 2014||Altera Corporation||Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering|
|US8751551||Nov 21, 2013||Jun 10, 2014||Altera Corporation||Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry|
|US8762443||Nov 15, 2011||Jun 24, 2014||Altera Corporation||Matrix operations in an integrated circuit device|
|US8788562||Mar 8, 2011||Jul 22, 2014||Altera Corporation||Large multiplier for programmable logic device|
|US8805916||Mar 3, 2009||Aug 12, 2014||Altera Corporation||Digital signal processing circuitry with redundancy and bidirectional data paths|
|US8812573||Jun 14, 2011||Aug 19, 2014||Altera Corporation||Calculation of trigonometric functions in an integrated circuit device|
|US8812576||Sep 12, 2011||Aug 19, 2014||Altera Corporation||QR decomposition in an integrated circuit device|
|US8862650||Nov 3, 2011||Oct 14, 2014||Altera Corporation||Calculation of trigonometric functions in an integrated circuit device|
|US8886695||Jul 10, 2012||Nov 11, 2014||Altera Corporation||Normalization of floating point operations in a programmable integrated circuit device|
|US8886696||Mar 3, 2009||Nov 11, 2014||Altera Corporation||Digital signal processing circuitry with redundancy and ability to support larger multipliers|
|US8949298||Sep 16, 2011||Feb 3, 2015||Altera Corporation||Computing floating-point polynomials in an integrated circuit device|
|US8959137||Nov 15, 2012||Feb 17, 2015||Altera Corporation||Implementing large multipliers in a programmable integrated circuit device|
|US8996600||Aug 3, 2012||Mar 31, 2015||Altera Corporation||Specialized processing block for implementing floating-point multiplier with subnormal operation support|
|US9053045||Mar 8, 2013||Jun 9, 2015||Altera Corporation||Computing floating-point polynomials in an integrated circuit device|
|US9063870||Jan 17, 2013||Jun 23, 2015||Altera Corporation||Large multiplier for programmable logic device|
|US9098332||Jun 1, 2012||Aug 4, 2015||Altera Corporation||Specialized processing block with fixed- and floating-point structures|
|US9189200||Mar 14, 2013||Nov 17, 2015||Altera Corporation||Multiple-precision processing block in a programmable integrated circuit device|
|US9207909||Mar 8, 2013||Dec 8, 2015||Altera Corporation||Polynomial calculations optimized for programmable integrated circuit device structures|
|US9348795||Jul 3, 2013||May 24, 2016||Altera Corporation||Programmable device using fixed and configurable logic to implement floating-point rounding|
|US9379687||Feb 28, 2014||Jun 28, 2016||Altera Corporation||Pipelined systolic finite impulse response filter|
|US9395953||Jun 10, 2014||Jul 19, 2016||Altera Corporation||Large multiplier for programmable logic device|
|US9600278||Jul 15, 2013||Mar 21, 2017||Altera Corporation||Programmable device using fixed and configurable logic to implement recursive trees|
|US20030201795 *||Apr 30, 2003||Oct 30, 2003||Jung-Cheun Lien||Tileable field-programmable gate array architecture|
|US20030218479 *||Apr 30, 2003||Nov 27, 2003||Actel Corporation, A California Corporation||Tileable field-programmable gate array architecture|
|US20050206405 *||May 5, 2005||Sep 22, 2005||Actel Corporation, A California Corporation||Method and apparatus of memory clearing with monitoring ram memory cells in a field programmable gated array|
|US20060114024 *||Jan 18, 2006||Jun 1, 2006||Actel Corporation||Tileable field-programmable gate array architecture|
|US20070075742 *||Nov 20, 2006||Apr 5, 2007||Actel Corporation||Tileable field-programmable gate array architecture|
|US20070089082 *||Nov 8, 2006||Apr 19, 2007||Actel Corporation||Freeway routing system for a gate array|
|US20070185951 *||Jun 5, 2006||Aug 9, 2007||Altera Corporation||Specialized processing block for programmable logic device|
|US20070185952 *||Jun 5, 2006||Aug 9, 2007||Altera Corporation||Specialized processing block for programmable logic device|
|US20080133627 *||Dec 5, 2006||Jun 5, 2008||Altera Corporation||Large multiplier for programmable logic device|
|US20080238477 *||Feb 25, 2008||Oct 2, 2008||Actel Corporation||Tileable field-programmable gate array architecture|
|US20100228806 *||Mar 3, 2010||Sep 9, 2010||Keone Streicher|
|US20100228807 *||Mar 3, 2009||Sep 9, 2010||Altera Corporation||Digital signal processing circuitry with redundancy and bidirectional data paths|
|US20110161389 *||Mar 8, 2011||Jun 30, 2011||Altera Corporation||Large multiplier for programmable logic device|
|US20110219052 *||Mar 2, 2010||Sep 8, 2011||Altera Corporation||Discrete fourier transform in an integrated circuit device|
|US20110238720 *||Mar 25, 2010||Sep 29, 2011||Altera Corporation||Solving linear matrices in an integrated circuit device|
|U.S. Classification||326/41, 326/39|
|Cooperative Classification||H03K19/17728, H03K19/17704, H03K19/17736|
|European Classification||H03K19/177D2, H03K19/177F, H03K19/177B|
|Sep 22, 1995||AS||Assignment|
Owner name: ALTERA CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PEDERSEN, BRUCE B.;REEL/FRAME:007698/0198
Effective date: 19950908
|Mar 5, 1998||AS||Assignment|
Owner name: ALTERA CORPORATION, A DELAWARE CORPORATION, CALIFO
Free format text: MERGER;ASSIGNOR:ALTERA CORPORATION, A CALIFORNIA CORPORATION;REEL/FRAME:009015/0336
Effective date: 19970325
|Jul 31, 2000||FPAY||Fee payment|
Year of fee payment: 4
|Jun 29, 2004||FPAY||Fee payment|
Year of fee payment: 8
|Jul 17, 2008||FPAY||Fee payment|
Year of fee payment: 12