|Publication number||US5608757 A|
|Application number||US 08/253,339|
|Publication date||Mar 4, 1997|
|Filing date||Jun 3, 1994|
|Priority date||Jun 3, 1994|
|Also published as||CA2191703A1, CA2191703C, DE69527291D1, DE69527291T2, EP0763279A1, EP0763279A4, EP0763279B1, WO1995034130A1|
|Publication number||08253339, 253339, US 5608757 A, US 5608757A, US-A-5608757, US5608757 A, US5608757A|
|Inventors||David M. Smith, Oscar A. Tovar|
|Original Assignee||Dsc Communications Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Referenced by (53), Classifications (15), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates in general to systems of high speed electrical signal transport within large equipment systems, and more particularly to such systems as used within telecommunications cross-connect devices.
Traditional signal transport systems include a sender and a receiver connected by a communications channel. The receiver includes a quantizer that converts the signal into digital form. The receiver needs to present the quantizer with adequate signal-to-noise ratio in order to maintain the desired level of bit errors.
In the case of a single-ended, or unbalanced, channel, the signal must be strong enough to overcome not only noise, but also the threshold uncertainty inherent in single-ended quantizers. Passive and active filter networks have been employed to compensate for channel-induced distortion so as to improve the signal-to-noise ratio in the middle of each bit cell time. These filter networks have the effect of increasing the timing uncertainty of the edges of the bit cell, thus causing jitter that must be removed by means of additional analog circuits, termed "retiming circuits" such as a resonant tank circuit or a phase-locked loop.
The analog retiming circuits typically require that the signal be encoded in such a way as to ensure a minimum transition density to carry the timing information. Non-return to zero representation of random binary data, while the simplest to implement, can not guarantee a transition density. Encoding is also required to allow the quantizer to find the average signal voltage that is used as the decision threshold. The analog retime circuit, as well as the encoder and decoder logic, add considerable complexity to the transport system.
The complexity of encoding and retiming is extremely undesirable in the case of large equipment that contains hundreds or thousands of signals needing transport. At high signal speeds, however, the simpler techniques of synchronous transport suffer from the effects of signal loss, distortion, and timing skew.
From the foregoing, it may be appreciated that a need exists for a high speed signal transport technique that is suitable for the high density and physical dispersion of much modern equipment, in particular telecommunications cross-connect systems.
In accordance with the present invention, a high speed transport system is provided Which substantially eliminates or reduces disadvantages and problems associated with conventional telecommunication system data transmission.
According to an embodiment of the present invention, there is provided a high-speed signal transport system that does not employ analog retime circuits or encoding/decoding circuits and is intended to be used between parts of a large equipment system that have a common clock frequency reference. The high speed transport system uses well-established digital techniques of determining the relative phase of the received bit stream by detecting the location of occasional transitions and retiming the digital data when provided with an exact frequency reference. The frequency-coherent digital retime circuits are provided with digital signals that have very low timing uncertainty at the edges of the bit cell without the use of analog retiming circuits.
According to this embodiment, the high-speed transport system includes a differential, or balanced, communications channel provided by a twisted-pair cable. A balanced sender and receiver are also provided. Furthermore, a balanced filter circuit, or equalizer, is provided between the channel and the receiver.
The balanced receiver in this invention reduces the threshold uncertainty in the quantization process and therefore improves the signal-to-noise ratio. Combined with the limited distance that must be spanned within a large equipment system (usually limited to three hundred feet), there is sufficient signal-to-noise ratio present at the receiver to establish accurate quantization without the need for filter circuits to improve the amplitude in the middle of the bit cell. Therefore, this invention provides a balanced filter circuit, or equalizer, that reduces the timing uncertainty of the edges of the bit cell by reducing the jitter of the signal zero-crossings that are presented to the quantizer.
The high speed signal transport system of the present invention provides various technical advantages over the previous art. The sender and receiver circuits are very simple and require relatively few analog components and thus provide for high-density implementations suitable for the transport of hundreds or thousands of signals inexpensively. Another advantage is that the method exploits the ample signal-to-noise ratio available with balanced signals carried over cables of dozens or hundreds of feet in length to optimize the signal presented to the quantizer for minimum jitter, allowing the use of high-density, inexpensive digital techniques to retime the recovered data to the local clock source.
For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like parts, in which:
FIG. 1 illustrates a block diagram of a high speed transport system;
FIG. 2 illustrates a schematic block diagram of an equalizer used in the high speed transport system;
FIG. 3 illustrates a graph of the signal response carried over the high speed transport system without equalization; and
FIG. 4 illustrates a graph of the signal response carried over the high speed transport system with equalization.
FIG. 1 is a block diagram of a high speed transport system 10. High speed transport system 10 includes a differential transmitter 12 that provides differential outputs to a balanced channel 14. Signals from each differential output of differential transmitter 12 are tied to a termination resistor 16 before preceding onto balanced channel 14. Balanced channel 14 is coupled to an equalizer 18. Equalizer 18 is coupled to a differential receiver 20. A receiver termination resistor 22 is connected across the differential inputs of differential receiver 20. Differential receiver 20 supplies a received signal to a digital retimer circuit 23.
The differential nature of high speed transport system 10 and the use of equalizer 18 greatly reduce the complexity involved with data transmission. No duty cycle constraints are placed on the differential signals. No encoding is performed at differential transmitter 12 to maximize the signal to noise ratio at differential receiver 20. By applying high speed transport system 10 in a high density high speed network, maximum signal to noise ratio at differential receiver 20 is not required. The quantization level is provided by the zero crossings of the differential signal, alleviating the problem of dc offset between differential transmitter 12 and differential receiver 20. Equalizer 18 ensures that the zero crossings of the differential signal are detected through the removal of noise and jitter. Discussion of a specific embodiment follows.
Differential transmitter 12 is preferably a D type flip flop biased from a 3.3 volt DC power supply. For differential transmitter 12, longitudinal termination is not required. However, reverse termination at the differential outputs of differential transmitter 12 may be employed to eliminate any reflected signal on the line. Transmitter termination resistors 16 provide the reverse termination at the differential outputs of differential transmitter 12. Transmitter termination resistors 16 also limit output current from differential transmitter 12. Specific values for transmitter termination resistors 16 are preferably one-half the output impedance of balanced channel 14. Thus, for a 100 Ohm output impedance on balanced channel 14, transmitter termination resistors 16 have a value of approximately 50 Ohms. Data from differential transmitter 12 travels differentially through differential wire pairs across balanced channel 14.
Balanced channel 14 is preferably a twisted pair solid wire, low cross talk, low loss cable though a different coaxial cable may also be used. To achieve low losses, polymeric materials including polyethylene or polypropylene dielectrics with low dissipation factors are used in balanced channel 14. Polyvinylchloride has a high dissipation factor which would make it difficult or impossible to equalize the signals within balanced channel 14. However, polyvinylchloride can be used as the external jacket for balanced channel 14. The wire pairs may be enshrouded into a longitudinal malar/aluminum foil with a 26 AWG drain wire. To provide low cross talk, balanced channel 14 preferably has a maximum of 30 dB of near cross talk at 70 MHz and along a straight line therefrom with a slope of -15 dB in a logarithmic frequency scale. Balanced channel 14 preferably is wired to correspond to the transmitter-receiver polarity. To ensure proper polarity, differential transmitter 12 positive outputs are coupled to differential receiver 20 positive inputs.
Digital retimer circuit 23 uses established digital techniques for determining a relative phase of the received digital bit stream from differential receiver 20. The relative phase is determined by detecting the location of occasional low jitter transitions in the digital bit stream and retiming the digital data through a local clock signal. Equalizer 18 provides digital retimer circuit 23 with digital data that has very low timing uncertainties at the edges of the bit cells by reducing the jitter at the zero crossings of the signal. Therefore, there is sufficient signal to noise ratio present at differential receiver 20 to establish accurate quantization levels and reduce threshold uncertainty without the necessity for encoder and filter circuits to improve the amplitudes in the bit cells for threshold detection.
FIG. 2 is a schematic block diagram of equalizer 18. Equalizer 18 includes a resistor R1 in parallel with a capacitor Cl, a resistor R4 in parallel with a capacitor C2, a resistor R2 in series with an inductor L1, and a resistor R3 in series with an inductor L2. Equalizer 18 is based on the balanced topology of balanced channel 14 where two voltages of the differential signal are referenced to each other instead of to a ground voltage. The circuitry frequency response of equalizer 18 is opposite to that of balanced channel 14. Thus, as attenuation of balanced channel 14 increases with frequency, equalizer 18 attenuates more at lower frequencies. Such a relationship shows that the response of equalizer 18 is similar to a high pass filter. However, equalizer 18 is designed on time domain principles based on jitter performance of the differential signals through balanced channel 14. By using time domain principles, equalizer 18 provides the best results for reducing jitter on the differential signals carried by balanced channel 14 but not necessarily the best results in the frequency domain.
Equalizer 18 has a DC attenuation of 7 dB and an input output impedance of 100 Ohms. Preferable values for each component within equalizer 18 are shown in Table I.
TABLE I______________________________________R1 45 Ohms +/- 1% at 1/8WattR2 260 Ohms +/- 1% at 1/8WattR3 260 Ohms +/- 1% at 1/8WattR4 45 Ohms +/- 1% at 1/8WattC1 390 picofarads +/- 5% at 50 VoltsC2 390 picofarads +/- 5% at 50 VoltsL1 3.9 microhenrys +/- 10%L2 3.9 microhenrys +/- 10%______________________________________
Balanced channel 14 can range in length preferably up to 300 feet and still be equalized by equalizer 18. Equalizer 18 may be positioned anywhere along balanced channel 14. However, for possible signal to noise ratio advantages, equalizer 18 is positioned at the differential receiver 20 end of balanced channel 14. For use in a broadband system, balanced channel 14 has 12 twisted pairs carrying signals at a frequency of 51.84 Mb/sec. For a wideband system, balanced channel 14 has 8 twisted pairs carrying signals at a frequency of 68.672 Mb/sec.
Differential receiver 20 preferably operates at a +5 Volt DC power supply and provides a TTL compatible output signal. At the input of differential receiver 20, balanced channel 14 is terminated on a receiver termination resistor. Receiver termination resistor 22 preferably has a value of 100 Ohms +/- 1% at 1/8 Watt.
FIG. 3 shows a graph of the differential signal at an output of differential receiver 20 carried over balanced channel 14 without the benefit of equalizer. 18. Without equalization, the graph shows the noise and jitter on signals carried by balanced channel 14. The noise and jitter effectively reduce a spacing identified by a window area 24 between the zero crossings of the differential signal that can affect detection and processing by differential receiver 20 and digital decision making devices connected to differential receiver 20.
FIG. 4 shows a graph of the differential signal on balanced channel 14 with equalizer 18 installed. An equalizer 18 is installed for each wire pair of balanced channel 14. With equalization, noise and jitter are reduced and window area 24 increases. For proper pulse identification, window area 24 has a minimum length value between zero crossings of the differential signal. This minimum length value ensures proper clocking operation for devices connected to differential receiver 20. Preferably, the minimum length value of window area 24 is approximately 10.7 ns for broadband systems and 7.8 ns for wideband systems. The minimum length value may be adjusted depending on design requirements.
In summary, a high speed transport system uses a balanced channel to transport high frequency signals in broadband and wideband rates of a telecommunication system. An equalizer enables the balanced channel to carry high frequency signals with improved signal response and decreased noise and jitter.
Thus, it is apparent that there has been provided, in accordance with the present invention, a high speed transport system that satisfies the advantages set forth above. Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein. For example, other types of differential receivers and transmitters and different values of equalizer elements may be employed with similar signal response across the balanced channel. Other examples are readily ascertainable by one skilled in the art and could be made without departing from the spirit and scope of the present invention as defined by the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4123625 *||Nov 3, 1977||Oct 31, 1978||Northern Telecom Limited||Digital regenerator having improving noise immunity|
|US4431578 *||Nov 27, 1981||Feb 14, 1984||Dow Corning Corporation||Silicone compositions for buried electrical splice closures|
|US4484336 *||May 21, 1982||Nov 20, 1984||International Standard Electric Corporation||Digital transmission systems|
|US5036529 *||Apr 20, 1990||Jul 30, 1991||Electronics And Telecommunications Research Institute||Digital auto-phase-controlled retiming circuit|
|US5058130 *||Dec 27, 1989||Oct 15, 1991||Samsung Electronics Co., Ltd.||Jitter equalizer for digital transmission filter|
|US5305350 *||Jun 8, 1990||Apr 19, 1994||Chipcom Corporation||Multimedia high speed network|
|US5374861 *||Sep 10, 1993||Dec 20, 1994||Unisys Corporation||Differential termination network for differential transmitters and receivers|
|US5425060 *||Jan 25, 1993||Jun 13, 1995||Harris Corporation||Mechanism for reducing timing jitter in clock recovery scheme for blind acquisition of full duplex signals|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5940448 *||Sep 3, 1997||Aug 17, 1999||National Semiconductor Corporation||Universal serial bus receiver having input signal skew compensation|
|US6107896 *||May 1, 1998||Aug 22, 2000||Berg Technology, Inc.||Linear attenuation equalizer and method for designing same|
|US6266379||Jun 25, 1997||Jul 24, 2001||Massachusetts Institute Of Technology||Digital transmitter with equalization|
|US6542555||May 10, 2001||Apr 1, 2003||Massachusetts Institute Of Technology||Digital transmitter with equalization|
|US6617939 *||Apr 20, 2001||Sep 9, 2003||Tyco Electronics Corporation||Cable connector assembly with an equalization circuit board|
|US6667648 *||Apr 23, 2002||Dec 23, 2003||International Business Machines Corporation||Voltage island communications circuits|
|US6721512||Mar 2, 2000||Apr 13, 2004||Nortel Networks Limited||High speed jitter correction and adaptive chromatic dispersion compensation in optical dispersion compensation in optical systems using RZ format|
|US6825696||Jun 27, 2001||Nov 30, 2004||Intel Corporation||Dual-stage comparator unit|
|US7099404||Feb 24, 2003||Aug 29, 2006||Massachusetts Institute Of Technology||Digital transmitter|
|US7206368 *||Oct 30, 2002||Apr 17, 2007||Avago Tehnologies Fiber Ip (Singapore) Pte. Ltd.||Compensating jitter in differential data signals|
|US7242712||Mar 8, 2005||Jul 10, 2007||Pmc-Sierra, Inc.||Decision feedback equalizer (DFE) for jitter reduction|
|US7307554||Jun 1, 2005||Dec 11, 2007||Kawasaki Microelectronics, Inc.||Parallel data transmission method and parallel data transmission system|
|US7526046||Aug 31, 2006||Apr 28, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US7564920||Aug 31, 2006||Jul 21, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US7580474||Aug 31, 2006||Aug 25, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US7586987 *||Oct 8, 2003||Sep 8, 2009||Broadcom Corporation||High speed data link with transmitter equalization and receiver equalization|
|US7602857||Aug 31, 2006||Oct 13, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US7602858||Aug 31, 2006||Oct 13, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US7706464||Aug 31, 2006||Apr 27, 2010||Massachusetts Institute Of Technology||Digital transmitter|
|US7715494||Aug 31, 2006||May 11, 2010||Massachusetts Institute Of Technology||Digital transmitter|
|US8238467 *||Jun 24, 2009||Aug 7, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8238470||Apr 20, 2011||Aug 7, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8243847||Oct 1, 2009||Aug 14, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8254491||Aug 31, 2006||Aug 28, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8259841||Feb 15, 2011||Sep 4, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8311147||Apr 21, 2011||Nov 13, 2012||Massachusetts Institute Of Technology||Digital transmitter|
|US8428113||Jan 23, 2009||Apr 23, 2013||Pmc-Sierra, Inc.||Equalizer for heavily clipped or compressed communications signals|
|US8644369||Dec 1, 2009||Feb 4, 2014||Pmc-Sierra, Inc.||Equalizer adaptation for heavily compressed or clipped communications signals|
|US8681837||Nov 9, 2010||Mar 25, 2014||Massachusetts Institute Of Technology||Digital Transmitter|
|US8761235||Jun 10, 2013||Jun 24, 2014||Massachusetts Institute Of Technology||Digital transmitter|
|US8923433||Feb 3, 2014||Dec 30, 2014||Massachusetts Institute Of Technology||Digital transmitter|
|US8989303||Jan 31, 2014||Mar 24, 2015||Massachusetts Institute Of Technology||Digital transmitter|
|US8995518||Apr 22, 2013||Mar 31, 2015||Pmc-Sierra, Inc.||Equalizer for heavily clipped or compressed communications signals|
|US9419824||Feb 25, 2015||Aug 16, 2016||Massachusetts Institute Of Technology||Digital transmitter|
|US20010026595 *||May 10, 2001||Oct 4, 2001||Massachusetts Institute Of Technology||Digital transmitter with equalization|
|US20030235253 *||Feb 24, 2003||Dec 25, 2003||Massachusetts Institute Of Technology||Digital transmitter with equalization|
|US20040071219 *||Oct 8, 2003||Apr 15, 2004||Broadcom Corporation||High speed data link with transmitter equalization and receiver equalization|
|US20040086069 *||Oct 30, 2002||May 6, 2004||Andy Engel||Compensating jitter in differential data signals|
|US20050151566 *||Nov 23, 2004||Jul 14, 2005||Intel Corporation||Dual-stage comparator unit|
|US20060132335 *||Jun 1, 2005||Jun 22, 2006||Kawasaki Microelectronics, Inc.||Parallel data transmission method and parallel data transmission system|
|US20060280260 *||Jul 10, 2006||Dec 14, 2006||Dally William J||Digital transmitter|
|US20060291585 *||Aug 31, 2006||Dec 28, 2006||Massachusetts Institute Of Technology||Digital transmitter|
|US20060291586 *||Aug 31, 2006||Dec 28, 2006||Massachusetts Institute Of Technology||Digital transmitter|
|US20060291587 *||Aug 31, 2006||Dec 28, 2006||Massachusetts Institute Of Technology||Digital transmitter|
|US20070002966 *||Aug 31, 2006||Jan 4, 2007||Dally William J||Digital transmitter|
|US20070041468 *||Aug 31, 2006||Feb 22, 2007||Massachusetts Institute Of Technology||Digital transmitter|
|US20070041469 *||Aug 31, 2006||Feb 22, 2007||Dally William J||Digital transmitter|
|US20080043546 *||Oct 22, 2007||Feb 21, 2008||Rambus Inc.||Method of Controlling A Memory Device Having a Memory Core|
|US20090262794 *||Jun 24, 2009||Oct 22, 2009||Massachusetts Institute Of Technology||Digital transmitter|
|US20100034252 *||Oct 1, 2009||Feb 11, 2010||Dally William J||Digital Transmitter|
|US20110051794 *||Nov 9, 2010||Mar 3, 2011||Massachusetts Institute Of Technology||Digital Transmitter|
|US20110135032 *||Feb 15, 2011||Jun 9, 2011||Massachusetts Institute Of Technology||Digital transmitter|
|US20150085913 *||Dec 4, 2014||Mar 26, 2015||Lapis Semiconductor Co., Ltd.||Data receiving circuit and semiconductor device|
|U.S. Classification||375/229, 333/166, 375/346, 379/398, 333/28.00R, 379/416, 375/371, 375/257, 375/285|
|International Classification||H04L25/45, H04B3/04, H04B15/00, H04L25/02|
|Jun 3, 1994||AS||Assignment|
Owner name: DSC COMMUNICATIONS CORPORATION, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SMITH, DAVID M.;TOVAR, OSCAR A.;REEL/FRAME:007021/0547
Effective date: 19940531
|Nov 20, 1998||AS||Assignment|
Owner name: ALCATEL USA, INC., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DSC COMMUNICATIONS CORPORATION;REEL/FRAME:009648/0168
Effective date: 19980908
|Jun 14, 1999||AS||Assignment|
Owner name: ALCATEL USA, INC., TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:DSC COMMUNICATIONS CORPORATION;REEL/FRAME:010103/0873
Effective date: 19980908
|Aug 23, 2000||FPAY||Fee payment|
Year of fee payment: 4
|Aug 26, 2004||FPAY||Fee payment|
Year of fee payment: 8
|Sep 1, 2008||FPAY||Fee payment|
Year of fee payment: 12
|Mar 7, 2013||AS||Assignment|
Free format text: SECURITY INTEREST;ASSIGNOR:ALCATEL-LUCENT USA INC.;REEL/FRAME:030510/0627
Effective date: 20130130
Owner name: CREDIT SUISSE AG, NEW YORK
|Oct 9, 2014||AS||Assignment|
Owner name: ALCATEL-LUCENT USA INC., NEW JERSEY
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG;REEL/FRAME:033949/0531
Effective date: 20140819