|Publication number||US5668816 A|
|Application number||US 08/697,036|
|Publication date||Sep 16, 1997|
|Filing date||Aug 19, 1996|
|Priority date||Aug 19, 1996|
|Publication number||08697036, 697036, US 5668816 A, US 5668816A, US-A-5668816, US5668816 A, US5668816A|
|Inventors||Steven Michael Douskey, Paul W. Wong|
|Original Assignee||International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Referenced by (25), Classifications (6), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates generally to built-in self-testing of memory arrays, and more particularly, to a method and apparatus for injecting errors in a built-in self-test (BIST) for an array in an integrated circuit driven by controller(s).
During manufacture of integrated circuits, manufacturers rely on sophisticated testers to test the chips via external pins. Test stimulus are applied via external pins to the inputs and the outputs are observed. Typical manufacturing defects include shorts, opens, stuck-at-1, stuck-at-0, and the like. As integrated circuit technology improves, more and more logic can be packed into a single package (chip). Single chip microprocessors, as an example, include millions of transistors including multiple memory arrays and logic. A limited number of pins exist on a chip package and the number of pins a tester can handle is limited. The technology trend is to move some of the hardware for testing onto the IC chip. On-chip testing hardware is used to test the chip, such as, a built-in self-test (BIST) hardware.
BIST is typically distinguished by array built-in self-test (ABIST), and logic built in self test (LBIST). ABIST utilizes predetermined test data patterns for testing memory arrays, while LBIST utilizes pseudorandom number sequences for logic testing. BIST is gaining in popularity since it is a portable test when properly designed. BIST can be used in wafer, chip, module, card, and system testing, for example during power on system test (POST). Also the cost of BIST, aside from chip area and engineering time, is generally low and the performance degradation caused by BIST is typically minimal.
System testing is one of the most valuable assets of BIST to greatly enhance machine reliability. Every time a machine is powered on during a power-on-reset (POR) system test, the system can automatically run BIST to ensure all components are working properly. ABIST can be arranged to run during the POR system test.
The increasing use of BIST, particularly ABIST, presents new problems. A need exists to verify that ABIST is working properly. In order to verify so-called fault paths or the part of hardware and software that operate when the normal function is in error, an apparatus and method to force errors in the array is needed.
Important objects of the present invention are to provide an improved method and apparatus for injecting errors in an array built-in self-test (ABIST) for an array in an integrated circuit driven by at least one controller; to provide such error injection apparatus and method substantially without negative effects and that overcome some disadvantages of prior art arrangements.
In brief, an improved method and apparatus are provided for injecting errors in an array built-in self-test (ABIST) for an array in an integrated circuit driven by at least one controller. The error generation and insertion apparatus is used with the ABIST and includes registers that are set for selecting error injection; for selecting a predetermined ABIST test pattern; and for selecting an address in the array for injecting an error in the predetermined ABIST test pattern. An ABIST pattern is compared with the selected predetermined ABIST test pattern, and the selected address in the array for injecting the error is compared with an ABIST address for the ABIST pattern. The ABIST data is inverted responsive to the selected address in the array for injecting the error equal to the ABIST address.
In accordance with features of the invention, a single bit error or a multiple bit error is selected for an address or all addresses of the array.
The present invention together with the above and other objects and advantages may best be understood from the following detailed description of the preferred embodiments of the invention illustrated in the drawings, wherein:
FIG. 1 is a schematic block diagram representation of an error generation and injection apparatus used with an array built-in self-test (ABIST) in accordance with the invention together with an exemplary memory array and other circuitry; and
FIG. 2 is a more detailed schematic diagram representation of the error generation and injection apparatus used with an array built in self test (ABIST) of FIG. 1 in accordance with the invention.
Having reference now to the drawings, in FIG. 1 there is shown an integrated circuit chip 100 including an error generation and injection apparatus 102 and an array built in self test (ABIST) 104 in accordance with a preferred embodiment of the invention together with an exemplary memory array, static random access memory (SRAM) 106 and other logic circuitry 108. In accordance with features of the present invention, error generation and injection apparatus 102 is functionally connected to ABIST 104 to provide a simulated failure while running ABIST 104 to exercise a FAIL path and that is used to verify that ABIST 104 is working properly. Multiple error types can be provided including a single bit, a multiple bit for a single address or all addresses in the memory array 106 for a specific ABIST test pattern and test cycle, while hardware overhead is minimized.
ABIST 104 provides test data, read/write controls to SRAM array 106 and compares expected data with test data to identify an array failure. ABIST 104 uses predetermined deterministic patterns, such as checkerboard, blanket zero initialization, to test the array 106. In blanket zero initialization test pattern, for example, the entire array 106 is first initialized by writing all zeros sweeping throughout the whole address space of SRAM 106, then every location is read and compared against expected zero result. Error generation and injection apparatus 102 is used with ABIST 104 providing the capability to inject a selected error or errors into the array 106. Error generation and injection apparatus 102 is used with ABIST 104 for either an embedded array 106 or an external array 106.
Referring to FIG. 2, an exemplary arrangement of error generation and injection apparatus 102 is shown. Error generation and injection apparatus 102 includes an error selection register generally designated by 120 including registers 122, 124, 126, 128, and 130 (1-16), A-D, E1-E16, inclusive, and logic generally designated by 121 including compare functions 134, 136, an OR gate 138, an AND gate 142, a plurality of AND gates (1-16) 144 and a plurality of exclusive-or (XOR) gates (1-16) 146.
Selected error or errors are accomplished by setting bits in the error selection register 120. The error selection register 120 includes register 122 A for applying a failure selection, register 124 B for selecting a pattern number and sweep, register 126 C for selecting an address, register 128 D for selecting one or all addresses, registers 130 E1-E16 for selecting a single bit error or a multiple bit error for a selected address or all addresses of the array 106.
As shown in FIG. 2, the failure selection of register 122 A is applied to a first input of AND gate 142. Compare functions 134 and 136 compare the state of registers 124 B and 126 C with the state of ABIST 104 providing a gating function for the error generation and insertion apparatus 102. The selected pattern number and sweep of register 124 B and a pattern from ABIST 104 are applied to the compare function 134. The output of compare function 134 is applied to a second input of AND gate 142. The selected address of register 126 C and an address from ABIST 104 are applied to the compare function 136. The output of compare function 136 is ORed with the one or all addresses selection of register 128 D by OR gate 138 and applied to a third input of AND gate 142. The bit selected (1)-(16) of registers 130 E1-E16 is ANDed with the output of AND gate 142 by a respective AND gate (1)-(16) 144 and applied to a respective exclusive-or (XOR) gate (1)-(16) 146. The output of each of the AND gates (1)-(16) 144 is exclusive ORed with a respective ABIST data bit (1)-(16) by the respective XOR gate (1)-(16) 146 and applied to the SRAM 106 providing the ABIST data with the injected error or errors written into the SRAM 106.
In operation of error generation and injection apparatus 102, a single bit error can be injected during the ABIST blanket zero initialization, which should be detected during the blanket zero read by ABIST 104. A single bit error at a single address is generated by setting the error selection register 122 as follows: register 122 A=yes, register 124 B=blanket zero initialization test, register 126 C=selected address, register 128 D=one address, one of registers 130 E1-E16=selected bit. The error selection logic is activated with register 122 A set true, and the selected bit will be inverted and written as a one into the array 106 at the selected address during the write operation for the blanket zero initialization test.
A whole data word error to a selected address is generated by error generation and injection apparatus 102 by setting: register 122 A=yes, register 124 B=selected pattern, register 126 C=selected address, register 128 D=cne address, all registers 130 E1-E16=selected bit.
One bit error in all addresses is generated by error generation and injection apparatus 102 by setting: register 122 A=yes, register 124 B=selected pattern, register 128 D=all addresses, one of registers 130 E1-E16=selected bit.
A word or all bits in all addresses is generated by error generation and injection apparatus 102 by setting: register 122 A=yes, register 124 B=selected pattern, register 128 D=all addresses, all registers 130 E1-E16=selected bit.
As shown in FIG. 2, gating and comparison paths of the error generation and injection apparatus 102 do not interfere with timing paths of the ABIST data with the injected error or errors applied to the array 106. It should be understood that the error generation and injection apparatus 102 may be simplified by reducing the error injection functions. For example, if a single-bit error is sufficient for testing a particular design, register 128 D, the OR gate 138, and all but one of the all registers 130 E1-E16, AND gates 144 and XOR gates 146 can be eliminated.
While the present invention has been described with reference to the details of the embodiments of the invention shown in the drawing, these details are not intended to limit the scope of the invention as claimed in the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4669081 *||Feb 4, 1986||May 26, 1987||Raytheon Company||LSI fault insertion|
|US4835459 *||May 16, 1986||May 30, 1989||Hughes Aircraft Company||Automatic fault insertion system (AFIS)|
|US4875209 *||Apr 4, 1988||Oct 17, 1989||Raytheon Company||Transient and intermittent fault insertion|
|US5058112 *||Jul 31, 1989||Oct 15, 1991||Ag Communication Systems Corporation||Programmable fault insertion circuit|
|US5130988 *||Sep 17, 1990||Jul 14, 1992||Northern Telecom Limited||Software verification by fault insertion|
|US5184308 *||Oct 1, 1990||Feb 2, 1993||Hitachi, Ltd.||Fault simulation method|
|US5428624 *||Oct 12, 1993||Jun 27, 1995||Storage Technology Corporation||Fault injection using boundary scan|
|US5450414 *||May 17, 1993||Sep 12, 1995||At&T Corp.||Partial-scan built-in self-testing circuit having improved testability|
|US5475624 *||Apr 30, 1992||Dec 12, 1995||Schlumberger Technologies, Inc.||Test generation by environment emulation|
|US5506959 *||Aug 4, 1994||Apr 9, 1996||Telecommunication Research Laboratories||Method and apparatus for testing electronic memories for the presence of multiple cell coupling faults|
|US5535164 *||Mar 3, 1995||Jul 9, 1996||International Business Machines Corporation||BIST tester for multiple memories|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6032281 *||Oct 20, 1998||Feb 29, 2000||Advantest Corp.||Test pattern generator for memories having a block write function|
|US6108798 *||Jul 2, 1997||Aug 22, 2000||International Business Machines Corporation||Self programmed built in self test|
|US6182248 *||Apr 7, 1998||Jan 30, 2001||International Business Machines Corporation||Method and tool for computer bus fault isolation and recovery design verification|
|US6256761 *||Aug 13, 1998||Jul 3, 2001||Siemens Aktiengesellschaft||Integrated electronic module with hardware error infeed for checking purposes|
|US6345372 *||Apr 12, 2000||Feb 5, 2002||Infineon Technologies||Method for testing bus connections of writable and readable integrated electronic circuits, in particular memory components|
|US6539503||Nov 23, 1999||Mar 25, 2003||Hewlett-Packard Company||Method and apparatus for testing error detection|
|US6687866 *||Dec 21, 2000||Feb 3, 2004||Nec Electronics Corporation||LSI having a built-in self-test circuit|
|US6708305 *||Oct 18, 2000||Mar 16, 2004||International Business Machines Corporation||Deterministic random LBIST|
|US6839873 *||Jun 23, 2000||Jan 4, 2005||Cypress Semiconductor Corporation||Method and apparatus for programmable logic device (PLD) built-in-self-test (BIST)|
|US7089456||Jun 3, 2002||Aug 8, 2006||Honeywell International, Inc||Error response test system and method using test mask variable|
|US7428483 *||Jun 16, 2005||Sep 23, 2008||International Business Machines Corporation||Method and apparatus to simulate and verify signal glitching|
|US7533011||May 21, 2008||May 12, 2009||International Business Machines Corporation||Simulating and verifying signal glitching|
|US8181072 *||Jan 21, 2009||May 15, 2012||International Business Machines Corporation||Memory testing using multiple processor unit, DMA, and SIMD instruction|
|US8954806 *||Dec 7, 2010||Feb 10, 2015||Cisco Technology, Inc.||Single event-upset controller wrapper that facilitates fault injection|
|US20030065996 *||Apr 10, 2002||Apr 3, 2003||Mitsubishi Denki Kabushiki Kaisha||Test circuit for semiconductor memory and semiconductor memory device|
|US20030154426 *||Feb 11, 2002||Aug 14, 2003||David Chow||Method and apparatus for programmable BIST and an optional error counter|
|US20030226061 *||Jun 3, 2002||Dec 4, 2003||Gender Thomas K.||Error response test system and method using test mask variable|
|US20040243887 *||Jun 16, 2004||Dec 2, 2004||Sharma Debendra Das||Method and apparatus for verifying error correcting codes|
|US20070005332 *||Jun 16, 2005||Jan 4, 2007||International Business Machines Corporation||Method and apparatus to simulate and verify signal glitching|
|US20080221853 *||May 21, 2008||Sep 11, 2008||International Business Machines Corporation||Simulating and verifying signal glitching|
|US20090187793 *||Jan 21, 2009||Jul 23, 2009||International Business Machines Corporation||Effective method to perform memory test using multiple processor unit, dma, and simd instruction|
|US20120144244 *||Dec 7, 2010||Jun 7, 2012||Yie-Fong Dan||Single-event-upset controller wrapper that facilitates fault injection|
|US20140217406 *||Feb 1, 2013||Aug 7, 2014||Scaleo Chip||Apparatus and Method for Non-Intrusive Random Memory Failure Emulation Within an Integrated Circuit|
|WO2004001599A2 *||Jun 3, 2003||Dec 31, 2003||Honeywell Internation Inc||Error response test system and method using test mask variable|
|WO2006090089A1 *||Feb 24, 2006||Aug 31, 2006||Iroc Technologies||Emulating/simulating a logic circuit|
|U.S. Classification||714/720, 714/30, 714/E11.162|
|Aug 19, 1996||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DOUSKEY, STEVEN MICHAEL;WONG, PAUL W.;REEL/FRAME:008128/0573
Effective date: 19960815
|Apr 10, 2001||REMI||Maintenance fee reminder mailed|
|Sep 16, 2001||LAPS||Lapse for failure to pay maintenance fees|
|Nov 20, 2001||FP||Expired due to failure to pay maintenance fee|
Effective date: 20010916