|Publication number||US5731220 A|
|Application number||US 08/474,614|
|Publication date||Mar 24, 1998|
|Filing date||Jun 7, 1995|
|Priority date||Sep 30, 1994|
|Also published as||DE69513782D1, DE69513782T2, EP0709355A1, EP0709355B1, US5635741|
|Publication number||08474614, 474614, US 5731220 A, US 5731220A, US-A-5731220, US5731220 A, US5731220A|
|Inventors||Robert Tsu, Bernard M. Kulwicki|
|Original Assignee||Texas Instruments Incorporated|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (13), Non-Patent Citations (5), Referenced by (69), Classifications (15), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a division of application Ser. No. 08/315,725, filed 09/30/94, now U.S. Pat. No. 5,635,741.
The following related applications were filed concurrently with the instant application and are included herein by reference: U.S. application Ser. No. 08/315,454, filed by Kulwicki et al., and entitled "Improvement of Barium Strontium Titanate (BST) Thin Films Using Boron"; U.S. application Ser. No. 08/315,648, filed by Tsu et al., and entitled "Improvement of Barium Strontium Titanate (BST) Thin Films by Holmium Donor Doping", which issued Sep. 26, 1995 as U.S. Pat. No. 5,453,908. The following application is related to the instant application: U.S. application Ser. No. 08/282,441, filed Aug. 1, 1994 by Summerfelt, and entitled "A Conductive Amorphous Nitride Barrier Layer for High-Dielectric-Constant Material Electrodes", which issued Dec. 17, 1995 as U.S. Pat. No. 5,585,300.
This invention relates to high dielectric constant thin films for microelectronic devices, and more particularly to improving dielectric properties of such films.
Dynamic random-access memory (DRAM) integrated circuits, for example, are commonly used for storing data in a digital computer. Currently available DRAMs may contain over 16 million memory cells fabricated on a single crystal silicon chip, each memory cell generally comprising a single transistor connected to a miniature capacitor. In operation, each capacitor may be individually charged or discharged in order to "store" one bit on information. A DRAM is dynamic in the sense that charged memory cells must be refreshed, or recharged, periodically to maintain data integrity; otherwise, charged memory cells may quickly (generally in a traction of a second) discharge through leakage to a point where they no longer appear to be set to the charged state.
To facilitate construction of 64 Mbit, 256 Mbit, 1 Gbit, and larger DRAMs with correspondingly smaller memory cells, capacitor structures and materials which can store the necessary charge in less chip space are needed; one of the most promising avenues of research is in the area of high dielectric constant materials (defined herein as having dielectric constants greater than 50). Lead zirconate titanate (PZT), barium titanate, strontium titanate, and barium strontium titanate are some common examples of such materials. It is desirable that such a material, if used for DRAMs and other microelectronics applications, be formable over an electrode and underlying structure (without significant harm to either), have low leakage current characteristics and long dielectric lifetime, and, for most applications, possess a high dielectric constant at frequencies of hundreds of MHz up to several GHz.
The present invention relates to a method of producing and a structure containing barium and/or strontium titanate dielectric films (hereafter referred to as BST) with improved properties. Although BST materials have been manufactured in bulk form previously, the properties of such materials are not yet well understood when formed as a thin film (generally less than 5 μm), i.e., on a semiconducting device. It is known that the dielectric constant of undoped bulk BST is maximized for median grain sizes roughly between 0.7 μm and 1.0 μm, and that for smaller grain sizes, dielectric constant fails off rapidly (thus BST with extremely small grains is usually undesirable). Unfortunately, BST applications in submicron microcircuits (e.g. DRAM capacitors) may place particular constraints on BST grain size. First, annealing temperature for BST thin films must generally be kept far below temperatures commonly used for sintering bulk BST ceramics (generally less than 700 C. vs typically greater than 1100 C. for bulk BST) to avoid damage to underlying device structure, thus limiting grain nucleation and growth kinetics. Second, desired film thickness may be much less than 5 μm (preferably between 0.05 μm and 0.1 μm), and it has been found that median grains sizes generally less than half the BST film thickness are required to control dielectric uniformity, e.g., across a large number of capacitors, and avoid shorted capacitors.
A BST grain in the 0.7 μm to 1.0 μm size range constitutes at least several billion unit cells connected in a perovskite crystal structure; a small BST grain of 0.01 μm size may only contain a few thousand. The larger grains typically have less than 0.5% of their unit cells lying on the outer shell of the grain, while the smaller grains may have 25% or more of their unit cells on the outer shell. It is believed that small grains consequently suffer from much larger lattice distortion and sensitivity to grain boundary composition. Additionally, the degree of polarization depends on BST grain sizes, crystallinity, and composition and the effects of adding BST dopants is difficult to predict for such grain sizes as it may not follow what is known for bulk ceramics.
It has now been found that erbium may be useful as a dopant for thin films comprised of small (10 nm to 50 nm median size) grains. We now believe that the solubility of erbium in thin films annealed at temperatures generally less than 700 C. may be much higher than for bulk ceramics. Several attributes of such films differ from ceramics: grain size is much smaller and grain surface area much larger; films form in a brief time, at low temperature, such that ionic diffusion is limited and thermal equilibrium may not be established; and high stresses occur due to mismatch with the substrate. Surprisingly, several percent erbium dopant has now been found to advantageously lower dielectric leakage for such a small-grained BST film. For example, erbium acetate may be added to a liquid precursor for metal-organic decomposition (MOD) to form a BST film. This technique appears readily adaptable to many forms of BST deposition such as: MOD using spin-on precursors, MOD using vapor phase transportation, MOD chemical vapor deposition, sol-gel, and sputtering.
Consequently, the present invention includes a novel method of forming a barium and/or strontium titanate dielectric film on a microelectronic device. In this method, a precursor is prepared by combining compounds of the elements erbium, titanium, and at least one of barium and/or strontium, preferably with the molar ratio of erbium to titanium in the precursor being between 0.01 and 0.05. One or more layers of such a precursor may be deposited and densified to form a precursor film on the device. The precursor film may subsequently be annealed at a temperature less than 700 C. (preferably less than 650 C., and more preferably, less than 600 C.) in an oxygen-containing atmosphere. This annealing forms a dielectric film comprising a plurality of erbium-doped barium and/or strontium titanate grains, preferably with a median grain size of between 10 nm and 50 nm.
The precursor may, for example, be prepared by combining barium acetate, strontium acetate, titanium ammonium lactate, and erbium nitrate and/or erbium acetate in a common aqueous solution. Other organic solvents may be added to the precursor to, for example, adjust the viscosity. The BST grains produced may be selected over a wide range of barium-strontium combinations (with between 40% and 70% of barium-strontium lattice sites in the grains occupied by barium being preferred). The dielectric film may be purposely constructed to be titanium rich; i.e., only 93% to 99.9% of the titanium in the precursor may be integrated into the BST grains; it is believed that the remainder may exist in the boundary regions as oxidized titanium. The precursor preparation may further comprise addition of a compound of the element manganese, such that the molar ratio of the manganese to the erbium in the precursor is between 0.1 and 1.0.
The present invention also comprises a method of forming a capacitive structure on a microelectronic device; such a capacitive structure generally having a dielectric laminate disposed between a first electrode and a second electrode. The method may comprise forming a first electrode on a substrate. The method further comprises depositing two or more films over the first electrode, with each film comprising titanium and at least one of barium and strontium. Additionally, at least one of the films further comprises erbium, preferably in a ratio to titanium of between 0.01 and 0.05. The method further comprises annealing the films at a temperature below 700 C. in an oxygen-containing atmosphere. This is believed to form a dielectric laminate comprising a plurality of grains with a perovskite crystal structure, each grain comprising titanium, oxygen, and at least one of barium and strontium; furthermore, these grains preferably have a grain size of between 10 nm and 50 nm. Erbium-doped grains are formed in at least a sublayer of the dielectric laminate during the annealling step. The method may further comprise forming a second electrode over the dielectric laminate.
In accordance with the present invention, a capacitive structure on a microelectronic device may be formed. In this structure, a dielectric laminate is generally dispersed between first and second electrodes having facing platinum surfaces. Generally, this dielectric laminate comprises two or more grains (and typically a large number of grains) having a perovskite crystal structure and a median gram size of between 10 nm and 50 nm, each gram comprising titanium, oxygen, and at least one of barium and strontium. Grains in at least a sublayer of the dielectric laminate are preferably erbium-doped. Preferably, such a sublayer has a ratio of erbium to titanium of between 0.01 and 0.05.
The doped grams may further comprise manganese in a molar ratio to erbium of between 0.1 and 1.0. Also, the structure may be made titanium-rich as previously detailed.
This invention, including various features and advantages thereof, can be best understood by reference to the following drawings, wherein:
FIGS. 1A-1D show cross-sectioned elevations of one embodiment of a capacitive structure made according to a method of the invention; and
FIG. 2 shows a cross-sectioned segment of an embodiment wherein a dielectric laminate is constructed of 3 BST layers of varying composition.
High dielectric constant (HDC) materials have many microelectronic applications, such as DRAMs, static RAMs, and infrared detectors. Typically, these applications employ HDC materials in a capacitive structure, although the present invention may be used to make an HDC thin film with improved properties which is not part of a capacitor. For purposes of discussion, a capacitive structure containing an HDC thin film is shown in FIG. 1.
A microelectronic device 10 is shown partially constructed in FIG. 1A. This device comprises a semiconductor substrate 12 (e.g. silicon), with an overlying insulation layer 14 (preferably of silicon dioxide). A first electrode 18 (preferably of platinum) is electrically connected to the substrate through a diffusion barrier 16 (e.g. of titanium nitride), this construction being used to prevent silicon in substrate 12 from diffusing through electrode 18 and forming silicon dioxide at the electrode-BST interface.
A BST precursor solution for thin films may be prepared as an aqueous solution of appropriate individual precursors, such as barium acetate, strontium acetate, and titanium ammonium lactate. Each individual precursor is preferably filtered (e.g. to a 0.2 μm level) to remove particulates which may impair the integrity of the films. The individual precursors are then blended and the stoichiometry (i.e. mole ratio) of the precursor solution is adjusted to that needed for a desired BST film, e.g. (Ba0.67,Sr0.33)TiO3. At this point, the solution typically contain 10% to 15% oxide by weight.
Such a precursor solution may be modified to add erbium. For example, erbium acetate and/or erbium nitrate may be added to the solution such that the mole ratio of erbium to titanium in the solution is roughly 0.02. It is believed that if erbium is added to a stoichiometrically correct BST solution to reduce leakage, additional reduction in dielectric leakage for the final film may be gained by compensating for the erbium addition by: (1) adding additional titanium (e.g. titanium lactate) to the precursor solution; (2) adding an acceptor dopant, such as manganese (e.g. manganese acetate and/or manganese nitrate); or, (3) a combination of (1) and (2). Exact 1:1 compensation may not be necessary to gain a benefit. Such manganese and/or titanium addition may also offset a reduction in dielectric constant such as that observed in the uncompensated erbium-doped BST experiment (and such a combination may even improve the dielectric constant).
For application by a spin-on technique, the precursor solution may be evaporated down to remove most of the water. The residue may be mixed with further solvents (typically in a 1:1 to 1:2 ratio of residue to solvent), such as ethylene glycol monomethyl ether (EGME), isobutyl alcohol, or methoxymethanol to adjust viscosity and deposition thickness. The precursor solution may then be filtered through a 0.2 μm syringe and spin-coated (typically at 2000 to 3500 rpm, depending on desired film thickness) onto a wafer containing, e.g., device 10.
A first precursor film 20 is shown in FIG. 1B after spin-coating onto device 10. This film may, for example, be limited to 10-50 nm in thickness; at large thicknesses, the subsequent MOD reactions are difficult to complete. Typically, after spin-coating, a densification step (e.g. at 80 C. to 200 C. in a nitrogen ambient) is used to desorb solvents from and help prevent formation of voids in film 20. This may be followed by a firing (e.g. in an oxygen ambient such as O2, N2 O, or O3, at 400 C. to 500 C., preferably 450 C.) to decompose metal-organics and further densify film 20.
A second precursor film 22 (of the same precursor in this example) is shown in FIG. 1C after spin-coating and densification by the method described above. Several more precursor films may be added to obtain a desired thickness before final anneal. Final anneal temperatures generally range from 550 C. to 700 C. (less than 650 C. being preferable, less than 600 C. being more preferable if not limited by the nucleation temperature of the amorphous BST), and the anneal is carried out in an oxygen ambient such as O2, N2 O, or O3. During this anneal, perovskite phase BST crystals nucleate in the amorphous BST film and grow to a typical size of 10 nm to 50 nm. The specific distribution of erbium dopant within the BST film is not well understood at this point; it is believed that films formed at such temperatures and small grain sizes may support much higher defect concentrations than bulk BST without precipitation of erbium into a second phase.
Dielectric film 24, shown in FIG. 1D, is a crystallized BST film with erbium dopant. This film is formed from precursor films 20 and 22, which are believed to join seamlessly (some BST crystals are formed which contain material from both films) during annealing. To complete a capacitor structure for device 10, a second (e.g. top) electrode 26 (preferably of platinum) may be deposited over dielectric film 24. It may be desirable to post-anneal device 10 after deposition of electrode 26 (e.g. at 550 C. in O2 for 1 hour) to desorb any water which may have been absorbed into the BST-second electrode interface.
Experimental data is presented for capacitive measurements taken on structures similar in construction to those of FIG. 1. MOD BST dielectric films 24 of approximately 100 nm thickness and 20 nm grain size were deposited over an electrode 18 with a platinum top layer and a ZrO2 barrier layer 16. The ZrO2 barrier is non-conductive, and preferably would be replaced by a conductive barrier like TiN in, e.g., a DRAM application. A second platinum electrode 26 was deposited over film 24 to form a capacitor of roughly 10000 μm2 area. This structure was repeated many times across a test wafer. A series of test wafers were prepared using stoichiometric BST precursor solution with erbium added in 1 mol % increments; measurements for several capacitive structures on each wafer were taken with a 1.6 V dc bias and a 100 kHz, 10 mV oscillator signal at a temperature of 25 C. These measurements were averaged for each wafer to obtain the data of Table 1.
These particular results show a decrease in dielectric constant over undoped BST for all levels of erbium doping. However, leakage current also decreases compared to undoped BST for up to three percent erbium doping (with more than an order of magnitude decrease for two percent erbium). Although not well understood, erbium concentrations added in a narrow range (e.g. 0.3 to 3 mol %) apparently reduce dielectric leakage for such a small-grained thin film. For larger erbium concentrations, dielectric leakage may actually increase.
TABLE 1______________________________________Er to Ti LeakageConcentration Dielectric Current(%) Constant (× 10-6 A/cm2)______________________________________0 190 0.81 170 0.32 150 0.063 150 0.24 150 2.5 130 4.6 140 3.7 150 5.8 140 5.9 140 6.10 140 0.6______________________________________
An improved dielectric structure may be formed as shown in FIG. 2. This structure shows a dielectric film 24 comprising three separate (but not necessarily distinct) sublayers 32, 34, and 36. Using a layered MOD deposition technique such as described herein, such a structure may be formed using precursors with different constituent ratios. For example, sublayer 34 may be deposited with a stoichiometry which forms (Ba0.67 Sr0.33)TiO3 grains when annealed, with little or no dopant material. Such a sublayer has a Curie point near room temperature, thus maximizing dielectric constant (but with a large dielectric leakage value). However, sublayers 32 and 36 may, for example, be deposited with a stoichiometry which forms BST (possibly having a different Ba--Sr ratio than layer 34) with 2% erbium dopant, which in these experiments gave a somewhat lower dielectric constant but markedly improved leakage characteristics.
Such a capacitive structure may, for example, use a relatively thick sublayer 34 if leakage is controllable using thin sublayers 32 and 36. During anneal, some cross-mixing of layers may occur, such that for the specific example, graded transition regions between adjacent sublayers 32, 34, and 36 may exist, with a similarly graded erbium concentration. The laminated structure may subsequently be treated as a single dielectric film with improved dielectric properties.
The invention is not to be construed as limited to the particular examples described herein, as these are to be regarded as illustrative, rather than restrictive. Although specific materials and processing techniques are described in the detailed description, many alternates exist. For example, electrodes may be constructed of Pt, Pd, Rh, Au, It, RuO2, TaSiN, TiSiN, or alloys of these. Barrier layer 16 may alternately be constructed, e.g., of ZrN, HfN, TaSiN, or TiSiN. The shape of the capacitive structure discussed herein is meant to be illustrative, as the present invention may be applicable to a wide variety of HDC capacitor structures. The dielectric sublayers may be reversed such that an erbium-containing sublayer is sandwiched between two non-erbium-containing sublayers. Similarly, one sublayer of each type can be used, or more than three total sublayers can be used. Likewise, the ordering of electrode and dielectric formation may differ from that described (e.g. both electrodes may be formed after formation of a BST layer), in which case other electrode materials (e.g. low melting point) not mentioned above may be used. Titanium-rich precursors, which may also form oxidized titanium in boundary regions, are comprehended within the present invention. The BST with dopant film deposition method is not limited by MOD, while it includes CVD such as MOCVD, plasma enhanced CVD, and physical vapor deposition such as sputtering.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4863883 *||Aug 23, 1988||Sep 5, 1989||Cabot Corporation||Doped BaTiO3 based compositions|
|US5089932 *||Nov 27, 1990||Feb 18, 1992||Taiyo Yuden Co., Ltd.||Solid dielectric capacitor and method of manufacture|
|US5219812 *||Feb 18, 1992||Jun 15, 1993||Murata Manufacturing Co., Ltd.||Dielectric ceramic composition|
|US5232880 *||Jan 9, 1992||Aug 3, 1993||Murata Manufacturing Co., Ltd.||Method for production of nonreducible dielectric ceramic composition|
|US5310709 *||Feb 14, 1992||May 10, 1994||Murata Manufacturing Co., Ltd.||Production of nonreducible dielectric ceramic composition|
|US5314651 *||May 29, 1992||May 24, 1994||Texas Instruments Incorporated||Fine-grain pyroelectric detector material and method|
|US5397753 *||Jan 6, 1994||Mar 14, 1995||Murata Manufacturing Co., Ltd.||Nonreducible dielectric ceramic composition|
|US5401680 *||Feb 18, 1992||Mar 28, 1995||National Semiconductor Corporation||Method for forming a ceramic oxide capacitor having barrier layers|
|US5453262 *||Jun 10, 1992||Sep 26, 1995||Battelle Memorial Institute||Continuous process for production of ceramic powders with controlled morphology|
|US5453409 *||Jun 5, 1992||Sep 26, 1995||Taiyo Yuden Co., Ltd.||Ceramic capacitor and method for fabricating the same|
|EP0476143A1 *||Mar 27, 1991||Mar 25, 1992||TAIYO YUDEN Co., Ltd.||Ceramic capacitor and production thereof|
|EP0571948A1 *||May 25, 1993||Dec 1, 1993||Texas Instruments Incorporated||Donor doped perovskites for thin film dielectrics|
|JPH05190018A *||Title not available|
|1||*||I. K. Yoo, S. B. Sesu, and J. Xing, Mat. Res. Symp. Proc. vol. 310 (1993).|
|2||*||L. A. Xue, Y. Chen, and R. J. Brook, Materials Science and Engineering, B1, 193 201, (1988).|
|3||L. A. Xue, Y. Chen, and R. J. Brook, Materials Science and Engineering, B1, 193-201, (1988).|
|4||*||Rainer Waser, J. Am. Ceram. Soc. 74(80, 1934 40 (1991).|
|5||Rainer Waser, J. Am. Ceram. Soc. 74(80, 1934-40 (1991).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5880508 *||Jul 29, 1998||Mar 9, 1999||Texas Instruments--Acer Incorporated||MOSFET with a high permitivity gate dielectric|
|US6074885 *||Nov 25, 1997||Jun 13, 2000||Radiant Technologies, Inc||Lead titanate isolation layers for use in fabricating PZT-based capacitors and similar structures|
|US6136654 *||Dec 4, 1997||Oct 24, 2000||Texas Instruments Incorporated||Method of forming thin silicon nitride or silicon oxynitride gate dielectrics|
|US6153519 *||Mar 31, 1997||Nov 28, 2000||Motorola, Inc.||Method of forming a barrier layer|
|US6160524 *||Mar 17, 1999||Dec 12, 2000||The United States Of America As Represented By The Secretary Of The Army||Apparatus and method for reducing the temperature sensitivity of ferroelectric microwave devices|
|US6174765 *||Jan 21, 1998||Jan 16, 2001||United Microelectronics Corp.||Method of reducing leakage current in dielectric|
|US6258655||Mar 1, 1999||Jul 10, 2001||Micron Technology, Inc.||Method for improving the resistance degradation of thin film capacitors|
|US6319765||Dec 28, 1999||Nov 20, 2001||Hyundai Electronics Industries Co., Ltd.||Method for fabricating a memory device with a high dielectric capacitor|
|US6376371||May 12, 2000||Apr 23, 2002||Motorola, Inc.||Method of forming a semiconductor device|
|US6392257||Feb 10, 2000||May 21, 2002||Motorola Inc.||Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same|
|US6410941||Jun 30, 2000||Jun 25, 2002||Motorola, Inc.||Reconfigurable systems using hybrid integrated circuits with optical ports|
|US6427066||Jun 30, 2000||Jul 30, 2002||Motorola, Inc.||Apparatus and method for effecting communications among a plurality of remote stations|
|US6432546||Jul 24, 2000||Aug 13, 2002||Motorola, Inc.||Microelectronic piezoelectric structure and method of forming the same|
|US6451664 *||Jan 30, 2001||Sep 17, 2002||Infineon Technologies Ag||Method of making a MIM capacitor with self-passivating plates|
|US6462360||Aug 6, 2001||Oct 8, 2002||Motorola, Inc.||Integrated gallium arsenide communications systems|
|US6472694||Jul 23, 2001||Oct 29, 2002||Motorola, Inc.||Microprocessor structure having a compound semiconductor layer|
|US6477285||Jun 30, 2000||Nov 5, 2002||Motorola, Inc.||Integrated circuits with optical signal propagation|
|US6482538||Jul 25, 2001||Nov 19, 2002||Motorola, Inc.||Microelectronic piezoelectric structure and method of forming the same|
|US6493497||Sep 26, 2000||Dec 10, 2002||Motorola, Inc.||Electro-optic structure and process for fabricating same|
|US6498044 *||Oct 30, 2000||Dec 24, 2002||Samsung Electronics Co., Ltd.||Capacitor having perovskite series dielectric film containing copper and manufacturing method thereof|
|US6501973||Jun 30, 2000||Dec 31, 2002||Motorola, Inc.||Apparatus and method for measuring selected physical condition of an animate subject|
|US6528377||Feb 10, 2000||Mar 4, 2003||Motorola, Inc.||Semiconductor substrate and method for preparing the same|
|US6552385 *||Jan 8, 2001||Apr 22, 2003||Infineon Technologies Ag||DRAM memory capacitor having three-layer dielectric, and method for its production|
|US6555946||Jul 24, 2000||Apr 29, 2003||Motorola, Inc.||Acoustic wave device and process for forming the same|
|US6559471||Dec 8, 2000||May 6, 2003||Motorola, Inc.||Quantum well infrared photodetector and method for fabricating same|
|US6563118||Dec 8, 2000||May 13, 2003||Motorola, Inc.||Pyroelectric device on a monocrystalline semiconductor substrate and process for fabricating same|
|US6583034||Dec 18, 2000||Jun 24, 2003||Motorola, Inc.||Semiconductor structure including a compliant substrate having a graded monocrystalline layer and methods for fabricating the structure and semiconductor devices including the structure|
|US6589856||Aug 6, 2001||Jul 8, 2003||Motorola, Inc.||Method and apparatus for controlling anti-phase domains in semiconductor structures and devices|
|US6590236||Jul 24, 2000||Jul 8, 2003||Motorola, Inc.||Semiconductor structure for use with high-frequency signals|
|US6617266||Apr 12, 2001||Sep 9, 2003||Applied Materials, Inc.||Barium strontium titanate annealing process|
|US6638838||Oct 2, 2000||Oct 28, 2003||Motorola, Inc.||Semiconductor structure including a partially annealed layer and method of forming the same|
|US6639249||Aug 6, 2001||Oct 28, 2003||Motorola, Inc.||Structure and method for fabrication for a solid-state lighting device|
|US6646293||Jul 18, 2001||Nov 11, 2003||Motorola, Inc.||Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates|
|US6667196||Jul 25, 2001||Dec 23, 2003||Motorola, Inc.||Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method|
|US6673646||Feb 28, 2001||Jan 6, 2004||Motorola, Inc.||Growth of compound semiconductor structures on patterned oxide films and process for fabricating same|
|US6673667||Aug 15, 2001||Jan 6, 2004||Motorola, Inc.||Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials|
|US6693033||Oct 26, 2001||Feb 17, 2004||Motorola, Inc.||Method of removing an amorphous oxide from a monocrystalline surface|
|US6693298||Jul 20, 2001||Feb 17, 2004||Motorola, Inc.||Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same|
|US6709989||Jun 21, 2001||Mar 23, 2004||Motorola, Inc.||Method for fabricating a semiconductor structure including a metal oxide interface with silicon|
|US6720607||Nov 6, 2000||Apr 13, 2004||Micron Technology, Inc.||Method for improving the resistance degradation of thin film capacitors|
|US6750067||Apr 19, 2002||Jun 15, 2004||Freescale Semiconductor, Inc.||Microelectronic piezoelectric structure and method of forming the same|
|US6815744 *||Jan 17, 2000||Nov 9, 2004||International Business Machines Corporation||Microelectronic device for storing information with switchable ohmic resistance|
|US6917511 *||Aug 14, 2002||Jul 12, 2005||Neophotonics Corporation||Reactive deposition for the formation of chip capacitors|
|US6949442||May 5, 2003||Sep 27, 2005||Infineon Technologies Ag||Methods of forming MIM capacitors|
|US7046719||Mar 8, 2001||May 16, 2006||Motorola, Inc.||Soft handoff between cellular systems employing different encoding rates|
|US7153773 *||Jun 17, 2004||Dec 26, 2006||Tokyo Electron Limited||TiSiN film forming method, diffusion barrier TiSiN film, semiconductor device, method of fabricating the same and TiSiN film forming system|
|US7436016||Aug 23, 2005||Oct 14, 2008||Infineon Technologies Ag||MIM capacitor with a cap layer over the conductive plates|
|US7843035||Nov 30, 2010||Infineon Technologies Ag||MIM capacitors with catalytic activation layer|
|US8415227 *||Aug 29, 2011||Apr 9, 2013||Intermolecular, Inc.||High performance dielectric stack for DRAM capacitor|
|US8476141 *||Jan 9, 2013||Jul 2, 2013||Intermolecular, Inc.||High performance dielectric stack for DRAM capacitor|
|US8541283 *||Mar 14, 2013||Sep 24, 2013||Intermolecular, Inc.||High performance dielectric stack for DRAM capacitor|
|US8581352 *||Aug 31, 2009||Nov 12, 2013||Micron Technology, Inc.||Electronic devices including barium strontium titanium oxide films|
|US9202686||Nov 8, 2013||Dec 1, 2015||Micron Technology, Inc.||Electronic devices including barium strontium titanium oxide films|
|US20020096683 *||Jan 19, 2001||Jul 25, 2002||Motorola, Inc.||Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate|
|US20020164827 *||Apr 19, 2002||Nov 7, 2002||Ramoothy Ramesh||Microelectronic piezoelectric structure and method of forming the same|
|US20030036217 *||Nov 6, 2001||Feb 20, 2003||Motorola, Inc.||Microcavity semiconductor laser coupled to a waveguide|
|US20040070312 *||Oct 10, 2002||Apr 15, 2004||Motorola, Inc.||Integrated circuit and process for fabricating the same|
|US20040149202 *||Feb 2, 2004||Aug 5, 2004||Motorola, Inc.||Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same|
|US20040150043 *||Feb 3, 2003||Aug 5, 2004||Motorola, Inc.||Structure and method for fabricating semiconductor microresonator devices|
|US20040217444 *||Jun 7, 2004||Nov 4, 2004||Motorola, Inc.||Method and apparatus utilizing monocrystalline insulator|
|US20040224474 *||May 5, 2003||Nov 11, 2004||Hans-Joachim Barth||Single mask MIM capacitor top plate|
|US20040232467 *||Jun 17, 2004||Nov 25, 2004||Hayashi Otsuki||TiSiN film forming method, diffusion barrier TiSiN film, semiconductor device, method of fabricating the same and TiSiN film forming system|
|US20040232525 *||Jun 29, 2004||Nov 25, 2004||Motorola, Inc.||Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same|
|US20050083592 *||Sep 9, 2004||Apr 21, 2005||Yaakov Amitai||High Brightness optical device|
|US20050282346 *||Aug 23, 2005||Dec 22, 2005||Hans-Joachim Barth||MIM capacitors|
|US20090315089 *||Dec 24, 2009||Ahn Kie Y||Atomic layer deposited barium strontium titanium oxide films|
|WO2000002237A1 *||Jul 1, 1999||Jan 13, 2000||Infineon Technologies Ag||Dram memory capacitor and method for the production thereof|
|WO2000041237A1 *||Dec 30, 1998||Jul 13, 2000||Radiant Technologies, Inc.||Lead titanate isolation layers for use in fabricating pzt-based capacitors and similar structures|
|WO2000077858A1 *||May 23, 2000||Dec 21, 2000||Infineon Technologies Ag||Ferroelectric transistor and method of operating same|
|U.S. Classification||438/782, 438/3, 438/396, 501/139, 257/E21.01, 361/321.5, 257/E21.009, 438/785|
|International Classification||H01L21/02, H01B3/12, C04B35/46|
|Cooperative Classification||H01L28/56, H01L28/55|
|European Classification||H01L28/56, H01L28/55|
|Aug 29, 2001||FPAY||Fee payment|
Year of fee payment: 4
|Aug 26, 2005||FPAY||Fee payment|
Year of fee payment: 8
|Aug 21, 2009||FPAY||Fee payment|
Year of fee payment: 12