Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5766973 A
Publication typeGrant
Application numberUS 08/732,758
Publication dateJun 16, 1998
Filing dateOct 18, 1996
Priority dateOct 19, 1995
Fee statusPaid
Also published asDE19538853A1, EP0769816A1, EP0769816B1
Publication number08732758, 732758, US 5766973 A, US 5766973A, US-A-5766973, US5766973 A, US5766973A
InventorsHerbert Goebel, Vesna Goebel
Original AssigneeRobert Bosch Gmbh
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for manufacturing a semiconductor arrangement by introducing crystal disorder structures and varying diffusion rates
US 5766973 A
Abstract
In a semiconductor arrangement and a method for manufacturing a semiconductor arrangement, varying diffusion rates are attained by introducing crystal disorder structures into a silicon crystal. The semiconductor structure includes a semiconductor wafer which has a first layer and a second layer, which form a p-n junction. Because the diffusion rates vary, the gradient of the dopant concentration of the second layer in the edge area is greater (merely) than in the middle area. As a result, a breakdown of the p-n junction in the edge area is reached at higher voltages than in the middle area.
Images(2)
Previous page
Next page
Claims(3)
What is claimed is:
1. A method for manufacturing a semiconductor arrangement, comprising the steps of:
coating a surface of a semiconductor substrate using at least one dopant element to provide a first layer having a first dopant type, the semiconductor substrate having edge areas;
providing crystal disorder structures into the first layer at the edge areas, the edge areas having damaged regions and undamaged regions;
diffusing a second layer having a second dopant type into the first layer to form a p-n junction between the first layer and the second layer, the second layer being diffused in the damaged regions more rapidly than in the undamaged regions; and
dicing the semiconductor substrate at the edge areas of the semiconductor substrate.
2. The method according to claim 1, wherein the crystal disorder structures are produced using at least one of a mechanical machining process, a foreign impurity particles implantation process, and an irradiation process.
3. The method according to claim 1, wherein the first layer has a substantially uniform dopant concentration.
Description
FIELD OF THE INVENTION

The present invention relates to a semiconductor arrangement and to a method for manufacturing the semiconductor arrangement.

BACKGROUND INFORMATION

A semiconductor arrangement and a method for manufacturing the semiconductor arrangement are described in German Patent Application No. 43 20 780. The German Application describes an arrangement having a silicon chip with an n-type doped layer and a p-type doped layer arranged thereon. In the middle area of the chip, the n-type doped layer is more heavily doped, so that a reduced breakdown voltage ensues there between the p-type doped layer and the n-type doped layer. Thus, a semiconductor diode is created, where a breakdown preferably takes place in the middle region. In the method according to the present invention, a more heavily n-type doped layer is deposited on a weakly n-type doped layer. By introducing sawed trenches, which penetrate through the more heavily n-type doped layer, the more heavily n-type doped layer is removed in individual regions. When the p-type doped layer is subsequently produced and dicing then takes place in the area of the sawed-in trenches, it is ensured that no p-n junction is situated in the edge areas between the p-type doped layer and the more heavily n-type doped layer.

SUMMARY OF THE INVENTION

One of the advantages of the semiconductor arrangement according to the present invention is a simpler workability and the use of a homogeneously doped first layer. Thus, newly created semiconductor components have a p-n junction with a superior blocking (rectifying) capability, whose breakdown property is able to be readily adjusted, because there is no breakdown of the p-n junction in the edge area because of the larger gradient of the dopant concentration being situated there. Therefore, the breakdown properties of the p-n junction are able to be controlled quite efficiently using simple means. Furthermore, a relatively large dopant concentration can be used for the first layer due to the homogenous doping. Therefore, the first layer has an especially low resistance. The method for manufacturing a semiconductor arrangement according to the present invention has the advantage of requiring comparatively few process steps for manufacturing the semiconductor arrangement. Also, the method according to the present invention does not have to be performed inside a clean room, so that manufacturing costs are reduced. The resistance of the first layer can be further reduced by baking a heavy doping into the bottom side of the first layer. Crystal disorder structures (damages) are introduced by means of sawing. Recesses then form in the edge area of the semiconductor arrangements.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates first steps for a first manufacturing method according to the present invention.

FIG. 2 illustrates second steps for the first manufacturing method according to the present invention.

FIG. 3 illustrates first steps for a second manufacturing method according to the present invention.

FIG. 4 illustrates second steps for the second manufacturing method according to the present invention.

DETAILED DESCRIPTION

FIG. 1 shows a monocrystalline semiconductor substrate 10, which is comprised of a first silicon layer 1. Crystal disorders 11 are introduced into the top side of this first silicon layer 1. These crystal disorders 11 affect regions of the first silicon layer 1 where the monocrystalline crystal structure is disturbed. Crystal disorder 11 of this type can be introduced, for example, through mechanical action, such as scribing and sawing, or by using ultrasonic tools. In addition, disorder structures (imperfection) can be produced in the crystal by a plurality of beams. For example, X-rays or electron beams can be used for such purpose. Another way to produce disorder in crystal is through ion- or agon-ion implantation, for example. Arrows 122 illustrate the effect of crystal disorders 11 being introduced into the silicon layer 1. Other processes which produce the appropriate crystal disorder in the top surface of the first silicon layer 1 can also be used.

In a further step shown in FIG. 2, a second silicon layer 2 of an opposite conductivity type is then introduced using a diffusion process into the first silicon layer 1. For example, the first silicon layer 1 is of the n-type and the second silicon layer 2 of the p-type. During the diffusion process, a dopant is applied to the top side of the first silicon layer 1; then the dopant penetrates under elevated temperatures through a diffusion process into a first silicon layer 1, therefore producing a p-type doping. The diffusion process takes place in the monocrystalline regions of the silicon layer 1 at a lower rate than in regions formed by the crystal disorder structures 11 having crystal imperfections. FIG. 2 shows a cross-section through the semiconductor substrate 10 after the diffusion step (or process) has completed. FIG. 2 illustrates that in the regions where the crystal disorder (damaged) structures 11 exist prior to the diffusion step, the p-dopant has penetrated much further into the first semiconductor layer. Since the same dopant concentration existed on the surface of layer 1 for all regions, therefore the same quantity of dopant is distributed over a substantially greater volume, i.e., the dopant gradient is substantially smaller than in those regions where diffusion into the monocrystalline silicon took place.

The diffusion process takes place at elevated temperatures, e.g., 1200 C., for restoring a damaged crystal. To ensure that the crystal disorder structures 11 lead to a gradient in the edge area which is as small as possible, the diffusion process preferably achieves a depth diffusion before the crystal disorders are corrected with annealing. This can be achieved with a shortest possible diffusion process, e.g., through a high dopant concentration on the surface and high diffusion temperatures.

In the further processing, cuts are introduced along dividing lines 12 to dice the semiconductor substrate 10 into individual silicon wafers 13. In this case, the crystal disorders 11 were completely formed along dividing lines 12, so that the edge areas of the silicon wafers 13 are completely formed by one area in which the p-type diffusion has penetrated further into the first layer than in the middle area. A p-n junction is created by the first layer 1 and the second layer 2. When the p-n junction is reverse-biased, a breakdown of the p-n junction takes place when a specific voltage is exceeded. What is problematic is when the p-n junction occurs in the edge area, since no exact voltage value is able to be set for the breakdown in this area because of accumulated contamination or because of surface effects. In addition, because of the mentioned effects, the breakdown voltage in the edge area is less than in the middle area. Therefore, it must be ensured that the breakdown of the p-n junction does not take place in the edge area, but rather in the middle area. This is achieved in German Patent Application No. 43 20 780 in that the middle area is more heavily doped than the edge area, so that the breakdown voltage in the middle area is less than in the edge area. In the present invention, the breakdown voltage of the p-n region in the edge area is increased in that the gradient of the dopant concentration, i.e., the change in the dopant concentration of the second layer 2 in the edge area is less than the change of the dopant concentration in the middle area. The breakdown voltage of a p-n junction is also influenced by the gradient and becomes greater when the gradient becomes smaller. Therefore, a breakdown of the p-n junction can only take place in the middle area and not in the edge area of the semiconductor wafer.

The structure shown in FIGS. 1 and 2 can also be used as a diode, and in particular as a Zener diode. However, other components which have a p-n junction are conceivable. A further advantage of the method according to the present invention as described in FIGS. 1 and 2 is that the semiconductor elements do not have to be processed in a clean room. Both the introduction of the crystal disorders 11 and the diffusion step.,(or process) can take place outside of a clean room. Therefore, the method according to the present invention is particularly cost-effective. FIGS. 3 and 4 show a second exemplary embodiment of the method according to the present invention. FIG. 3 illustrates a cross-section through a semiconductor substrate 10, which has a first silicon layer 1. A heavily doped layer 3, which has the same conductivity as first silicon layer 1, is introduced into the bottom side. Trenches 4 are introduced using a mechanical machining process into the top side of silicon layer 1. The trenches 4 can be introduced, for example, by means of sawing, milling, grinding, or a similar method. In an area around trenches 4, the crystal structure of the first silicon layer 1 is disturbed (rearranged). To considerably enhance this effect, a saw blade or a milling tool with an especially rough granularity of the diamond particles is used, as a rule, for working with a silicon. As a result, a plurality of disorder structures is introduced into the crystal lattice of the first silicon layer 1 in the area surrounding trenches 4.

The structure thus formed is shown in FIG. 4 following a diffusion step. A dopant that constitutes one conductivity type, which is the opposite of the conductivity type of the first layer 1, is introduced into the top side of silicon layer 1. For example, the first layer 1 is of the n-conductivity type, and the second layer 2 formed by diffusion is of the p-conductivity type. Thus, in the area of trenches 4, the p-layer has a substantially smaller gradient than in the middle area. This ensures that a breakdown of the p-n junction between the first layer 1 and the second layer 2 takes place exclusively in the middle area of the semiconductor wafer which is formed by dicing substrate 10 along separating lines 12.

The rear-side doping (heavily-doped region) 3 shown in FIGS. 3 and 4 serves to further reduce the resistance of a thus formed diode. It is also possible to eliminate the heavily-doped region (layer) 3 when the first layer 1 is amply doped.

The top and bottom side can also each be metallized prior to the dicing operation illustrated in FIGS. 2 and 4. Immediately following the dicing operation, a component of this type can then be used as a Zener diode, lead wires for contacting the diode being provided in each case on the top and bottom sides.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4738936 *Jun 9, 1986Apr 19, 1988Acrian, Inc.Method of fabrication lateral FET structure having a substrate to source contact
US4740477 *Oct 4, 1985Apr 26, 1988General Instrument CorporationMethod for fabricating a rectifying P-N junction having improved breakdown voltage characteristics
US4775643 *Jun 1, 1987Oct 4, 1988Motorola Inc.Mesa zener diode and method of manufacture thereof
DE4320780A1 *Jun 23, 1993Mar 9, 1995Bosch Gmbh RobertHalbleiteranordnung und Verfahren zur Herstellung
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6716714 *Jul 8, 2000Apr 6, 2004Robert Bosch GmbhSemiconductor diode and method for producing the same
US7141857 *Jun 30, 2004Nov 28, 2006Freescale Semiconductor, Inc.Semiconductor structures and methods of fabricating semiconductor structures comprising hafnium oxide modified with lanthanum, a lanthanide-series metal, or a combination thereof
US7511316Mar 29, 2005Mar 31, 2009Sanken Electric Co., Ltd.Semiconductor device resistive to high voltage and capable of controlling leakage current
US20050218425 *Mar 29, 2005Oct 6, 2005Sanken Electric, Co., Ltd.Semiconductor device and method of manufacture therefor
US20060003602 *Jun 30, 2004Jan 5, 2006Zhiyi YuSemiconductor structures and methods of fabricating semiconductor structures comprising hafnium oxide modified with lanthanum, a lanthanide-series metal, or a combination thereof
US20090218662 *Feb 27, 2009Sep 3, 2009Shinji KudohSemiconductor device
CN100449790CMar 10, 2005Jan 7, 2009三垦电气株式会社Semiconductor device and method of manufacture therefor
WO2001097272A1 *Jun 11, 2001Dec 20, 2001Abb Research Ltd.A method for producing a pn-junction
Classifications
U.S. Classification438/460, 257/E21.358, 257/E29.012, 438/549, 257/E29.023, 257/E29.328, 257/E21.146, 148/DIG.174
International ClassificationH01L21/225, H01L21/329, H01L29/866, H01L29/861, H01L29/06
Cooperative ClassificationY10S148/174, H01L29/0661, H01L29/8611, H01L29/0615, H01L29/66136, H01L21/2252
European ClassificationH01L29/66M6D2R, H01L29/06C4, H01L29/861B, H01L29/06B2B3, H01L21/225A2
Legal Events
DateCodeEventDescription
Oct 18, 1996ASAssignment
Owner name: ROBERT BOSCH GMBH, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOEBEL, HERBERT;GOEBEL, VESNA;REEL/FRAME:008279/0814
Effective date: 19961010
Dec 12, 2001FPAYFee payment
Year of fee payment: 4
Nov 28, 2005FPAYFee payment
Year of fee payment: 8
Dec 7, 2009FPAYFee payment
Year of fee payment: 12