|Publication number||US5804960 A|
|Application number||US 08/722,355|
|Publication date||Sep 8, 1998|
|Filing date||Sep 27, 1996|
|Priority date||Jan 28, 1991|
|Also published as||US5528600, US5614818|
|Publication number||08722355, 722355, US 5804960 A, US 5804960A, US-A-5804960, US5804960 A, US5804960A|
|Inventors||Khaled El Ayat, King W. Chan, Theodore M. Speers|
|Original Assignee||Actel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (175), Non-Patent Citations (18), Referenced by (16), Classifications (6), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a continuation of patent application Ser. No. 08/303,045, filed Sep. 8, 1995, now U.S. Pat. No. 5,614,818, which is a file-wrapper continuation of patent application Ser. No. 07/919,619, filed Jul. 24, 1992, now abandoned, which is a file-wrapper continuation of patent application Ser. No. 07/646,268, filed Jan. 28, 1991, now abandoned.
1. Field of the Invention
The present invention relates to integrated circuits. More specifically, the present invention relates to the verification and testing of integrated circuits, such as mask programmable and user programmable gate array integrated circuits.
2. The Prior Art
Numerous types of integrated circuits include a plurality of functional circuit blocks which may be connected together in a custom fashion for particular applications by providing custom interconnect wiring. This custom interconnect wiring is usually implemented in one or more interconnect layers of the integrated circuit as is well known in the art by providing a custom mask for one or more layers of the integrated circuit.
One familiar class of such circuits is known as mask programmable gate array integrated circuits. A particular circuit design is typically first prototyped using a field programmable (i.e., user programmable) gate array integrated circuit. After the circuit design has been verified and tested using the field programmable array as a vehicle, a "hardwired" mask-programmed version of the circuit is used for volume production to achieve cost reduction benefits.
Before an integrated circuit is placed into volume production, the circuit design must be verified and tested to assure complete functionality, quality, and absence of manufacturing defects. One of the difficulties in verifying designs and testing design functionality on integrated circuits is the difficulty with generating test vectors to test the integrated circuit with high fault coverage. A part of this problem is the inability to fully probe the internal circuit nodes of the chip which are not accessible via the input and output pins of the chip. It would be useful to be able to fully probe the internal nodes of an integrated circuit chip for the purposes of both design verification and functionality testing.
The concern over the ability to completely verify and test a design which has been implemented in a mask-programmed gate array integrated circuit, as well as other similar circuits, has led to numerous verification and testing solutions which are known and used in the art. According to one prior art verification and testing method, the designer develops a series of conventional functional test vectors which are applied to the inputs of the integrated circuit. The behavior of the outputs of the circuit under these test vector input conditions is then observed.
There are several problems with this approach. First, developing a comprehensive set of test vectors requires a significant amount of expertise and is extremely time consuming. In addition, the use of test vectors cannot provide 100% fault coverage, no matter how well they are crafted. Functional test vectors typically provide only about 70% fault coverage for integrated circuits of any appreciable size and complexity. Full functionality of the integrated circuit cannot be guaranteed with such incomplete fault coverage.
Another prior art technique which has been developed is known as automatic test pattern generation ATPG. Algorithms, usually implemented in software programs, are used for generating a specialized set of test vectors. All ATPG schemes require the addition to the integrated circuit of circuitry not used during the normal functioning of the circuit. Use of ATPG techniques can raise fault coverage to over 90%.
One form of ATPG verification and testing scheme utilizes scanning techniques. A scanning verification and test regime utilizes special hardware included on the integrated circuit chip in addition to the functional circuit on the chip. A multistage serial shift register (scan register) or series of daisy chained flip-flop circuits are included on the chip, and have inputs connected to various selected internal circuit nodes on the chip. By clocking a selected serial bit stream into the chip through its input pins and the scan register, the logic states of selected internal circuit nodes may be controlled. In addition, the logic states of selected internal circuit nodes may be observed by extracting the logic states from various internal circuit nodes.
Another verification and test scheme provides an addressable matrix on the integrated circuit, through which the state of selected internal nodes of the circuit may be observed. One such scheme is disclosed in U.S. Pat. No. 4,857,774 to El Ayat et al. Another such scheme is disclosed in U.S. Pat. No. 4,749,947 to Gheewala. While these known addressable matrix techniques may provide up to 100% observability for a given hardwired integrated circuit design, they do not provide for any degree of controllability of internal circuit nodes in integrated circuits.
Currently used ATPG schemes require the circuit designer to analyze the circuit in detail to determine where additional test circuitry is needed. This analysis must be performed prior to implementation of the design in silicon.
An ideal verification and testing scheme for integrated circuits would provide both 100% observability and 100% controllability of internal integrated circuit nodes. Such a scheme would allow for automatic test pattern generation which would provide for 100% fault coverage.
It is an object of the present invention to provide a technique and a circuit, which may be integrated along with the functional circuitry of both hardwired and user programmable integrated circuits, for allowing 100% controllability and 100% observability of internal nodes comprising the inputs and outputs of functional circuit blocks in such an integrated circuit, which allows for automatic test pattern generation for 100% fault coverage of the integrated circuit.
Another object of the present invention is to eliminate testing issues from the critical path of the design cycle of integrated circuits by incorporating additional test circuitry into each functional circuit block of the integrated circuit.
In the two embodiments of the invention disclosed herein, an addressable matrix is provided which allows 100% observability of the output nodes of the functional circuit blocks of the integrated circuit incorporating the present invention. In addition, a first aspect of the present invention incorporates circuitry into the functional circuit blocks which allows the output node of the functional circuit block to be controlled (independently set to a logic high or logic low level) any time that a sequential logic (storage) element is implemented by either one functional circuit block or a network of more than one functional circuit block. This circuitry, when combined with the ability to control the external logic inputs to the integrated circuit, results in indirect control of all combinatorial circuit elements. The controllability and observability features of the first aspect of the invention are used in conjunction with conventional pin-to-pin testing techniques (i.e., control the inputs, read the outputs, and compare with an expected result).
In a second aspect of the invention, circuitry is incorporated in the functional circuit block which allows the output node of the block to be controlled regardless of whether the block is configured as a sequential or combinatorial circuit element. The output node of the functional circuit block may be disconnected from its inputs, allowing control of the output node regardless of the states of the inputs and regardless of whether a combinatorial or sequential element has been implemented by the block. The controllability and observability features of the second aspect of the invention may be used exclusively, without any need for pin-to-pin testing. Each functional circuit block may be tested independently with predetermined test patterns which test the function block with 100% fault coverage, permitting circuit design to proceed without the need to consider fault analysis issues.
According to the first aspect of the present invention, 100% observability and controllability of internal nodes comprising the inputs and outputs of a plurality of connected functional circuit modules in a hardwired or user-programmed logic array integrated circuit includes a data input line common to all of the functional circuit modules, means for addressing a selected one of the functional circuit modules to allow data to be presented to a test input node to control that node in the selected module, means for retaining a data test bit in the function modules, means for addressing of selected function modules to allow specific data to be presented to test input nodes to control these nodes in the selected modules, and means for reading the output node of the selected module to observe that node.
FIG. 1 is a block diagram of a circuit for providing 100% controllability and observability of function circuit modules in a logic array integrated circuit according to a first embodiment of the present invention.
FIG. 2 is a schematic diagram of circuitry for use in an individual function circuit module for carrying out the present invention according to the first embodiment of the present invention.
FIGS. 3a and 3b are block diagrams of alternative circuits for reading out the logic state on the outputs of selected function circuit modules according to the present invention.
FIG. 4a is a block diagram of a circuit which may be used in an individual function circuit module for carrying out the present invention according to the second embodiment of the present invention.
FIG. 4b is a schematic diagram of illustrative circuitry for implementing the circuit shown in FIG. 4a.
FIG. 5 is a block diagram illustrating the controllability and observability features of the second embodiment of the present invention disclosed herein.
Referring first to FIG. 1, a block diagram of a circuit for providing 100% controllability and observability of function circuit modules in a logic array integrated circuit according to a first embodiment of the present invention, an array 10 of function circuit modules 12a-12i is shown. Array 10 may be conceptually arranged as a plurality of rows and columns wherein function circuit modules 12a, 12b, and 12c form a first row; function circuit modules 12d, 12e, and 12f form a second row; and function circuit modules 12g, 12h, and 12i form a third row. Similarly, function circuit modules 12a, 12d, and 12g form a first column; function circuit modules 12b, 12e, and 12h form a second column; and function circuit modules 12c, 12f, and 12i form a third column.
While the array 10 of FIG. 1 contains nine such function circuit modules for purposes of illustrating the present invention, those of ordinary skill in the art will recognize that, in a practical embodiment fabricated according to the principles disclosed herein, an array 10 may have hundreds or thousands of such function circuit modules.
Function circuit modules 12a-12i may be configured from a wide range of circuits, including, but not limited to, hardwired integrated circuits and user-configurable logic modules of all types and description. For example, function circuit modules 12 12a-12i may be similar to those described in U.S. Pat. Nos. 4,758,745 to El Gamal et al., and 4,910,417 to El Gamal et al., although those of ordinary skill in the art will readily be able to utilize other function circuit modules in the present invention. Function circuit modules 12a-12i will each have one or more inputs and at least one output (not shown in FIG. 1) for use in performing the functions assigned to the function circuit module 12a-12i and the overall circuit of which it is made a part. The overall circuit is realized by use of interconnections such as one or more hardwired metal interconnect layers formed by masking steps, or one of a number of available user programming techniques, such as antifuses or reconfigurable interconnect elements.
In addition, for purposes of carrying out the functions provided by the present invention, each function circuit module 12a-12i may be equipped with other inputs, outputs and circuit elements. These structures and features will be described with reference to the accompanying figures.
The first function carried out by the present invention is a control function implemented by the loading of a selected data test bit into a selected one of the function circuit modules 12a-12i. In a presently preferred embodiment of the invention, the data test bit is presented to each of the function circuit modules 12a-12i via a common data test bit input (DTI) line 14. In other embodiments of the present invention, DTI line 14 may be separated into more than one line for routing or other design convenience.
According to a presently preferred embodiment of the invention, a function circuit module 12a-12i whose output is to be controlled is selected by addressing the selected function circuit module 12a-12i via an X select line (XSEL) and a Y select line (YSEL). There is one XSEL line associated with each row of function circuit module 12a-12i in array 10. XSEL1 line 16 is associated with the first row of the array 10, XSEL2 line 18 is associated with the second row of the array 10, and XSEL3 line 20 is associated with the third row of the array 10. Similarly, there is one YSEL line associated with each column of function circuit modules 12a-12i in array 10. YSEL1 line 22 is associated with the first column of the array 10, YSEL2 line 24 is associated with the second column of the array 10, and YSEL3 line 26 is associated with the third column of the array 10.
In the embodiment illustrated in FIG. 1, a particular function circuit module 12a-12i to be controlled may be selected by activating its associated XSEL lines 16, 18 or 20 and YSEL lines 22, 24 or 26. In the embodiment illustrated in FIG. 1, the XSEL lines 16, 18 or 20 and YSEL lines 22, 24 or 26 are active low logic level control lines, although those of ordinary skill in the art recognize that the active logic level for the XSEL lines 16, 18 and 20 and YSEL lines 22, 24 or 26 is somewhat arbitrary.
As an example of function circuit module 12a-12i selection, function circuit module 12e is selected when XSEL2 line 18 and YSEL2 line 24 are activated. In a presently preferred embodiment of the invention, when a particular XSEL line 16, 18 or 20 and a particular YSEL line 22, 24 or 26 line are activated (brought low), the data test bit which is present on DTI line 14 will be placed into the selected function circuit module 12a-12i at an internal test bit node.
YSEL lines 22, 24 and 26 are controlled by transistors 34, 36, 38, and 40. Transistor 34 is connected between YSEL1 line 22 and node 42. Transistor 36 is connected between YSEL2 line 24 and node 42. Transistor 38 is connected between YSEL3 line 26 and node 42. The gates of transistors 34, 36, and 38 are connected to column address lines 46, 48, and 50.
Transistor 40 is connected between node 42 and a fixed voltage source, such as ground. The gate of transistor 40 is controlled by a master CM signal on line 44.
The selection of which YSEL line 22, 24 or 26 for controllability is achieved in the embodiment shown in FIG. 1 by activating the one of column address lines 46, 48, or 50 associated with the selected column, and simultaneously activating CM line 44. The selected YSEL line 22, 24 or 26 will be brought low.
The XSEL lines 16, 18 and 20 and YSEL lines are preferably activated from the periphery of the circuit by well known selection circuitry, such as a conventional one-of-n decoder or shift register. DTI line 14 may be controlled from signal originating off chip as illustrated by I/O pad 51 connected to DTI line 14. Those of ordinary skill in the art will recognize that this input may be conventionally buffered. Alternatively, DTI line 14 may be driven internally by conventional circuitry. Since only one function circuit module 12a-12i needs to be set at a time, DTI line 4 may be a global signal shared by all function circuit module 12a-12i The control operation for function circuit module 12a-12i according to the present invention will be disclosed in more detail with reference to FIG. 2.
Another function carried out by the present invention is the observing or reading out of the logic state of the output of a selected function circuit modules 12a-12i. In a presently preferred embodiment, to select a function circuit modules 12a-12i for observation, a row-select (RSEL) signal is presented on the one of a plurality of row-select lines associated with the row in the array 10 from which the output data is desired to be read. FIG. 1 illustrates RSEL1 line 28 associated with the first row of the array 10, RSEL2 line 30 associated with the second row in the array 10, and RSEL3 line 32 associated with the third row in the array 10. In the embodiment of FIG. 1, the same YSEL lines 22, 24, and 26 which are used to select a function circuit modules 12a-12i during control mode are used in the observe mode as output sense lines to observe the output of the function circuit module 12a-12i.
When using the observability function, the selection of which column line YSEL line 22, 24 or 26 to observe when the RSEL line 28, 30 or 32 associated with a particular row is active is made by using transistors 52, 54, and 56, which are connected between their respective column YSEL lines 22, 24 and 26 and a common sense line 58. Sense line 58 drives a sense amplifier and output buffer 60 which is connected to I/O pad 62.
Transistors 64, 66, and 68 are connected between transistors 52, 54, and 56, respectively, and ground. The gates of transistors 64, 66, and 68 are connected to YSEL lines 22, 24, and 26, respectively. Each of transistors 64, 66, and 68 senses (and inverts) the state of the YSEL line 22, 24 and 26 to which its gate is connected. The gates of transistors 52, 54, and 56 are connected to column-observe select lines 70, 72, and 74 which can be decoded by conventional circuitry such as one-of-n decoders or shift registers. If one of transistors 52, 54, and 56 is turned on, the inverted state of the YSEL line 22, 24 and 26 with which it is associated will be presented at I/O pad 62.
As will be appreciated by those of ordinary skill in the art, P-channel current source transistor 76 is shown connected to each YSEL line 22, 24 and 26 and acts as a well-known pullup load to maintain a high logic level on the YSEL lines 22, 24 and 26 in the absence of action by one of the devices connected to the YSEL lines 22, 24 and 26 which would pull it to a low logic level.
The operation of the control and observe modes of the circuits of the present invention illustrated herein may be understood in more detail with reference to FIG.2. Referring now to FIG. 2, a schematic of a portion of a typical function circuit module 12, with which the present invention may be used, is shown containing the additional circuitry necessary to implement the present invention as described in FIG. 1. Each function circuit module 12 includes module inputs 80, 82, 84, 86, 88, and 90 which drive multiplexers 92 and 94. The output from either multiplexer 92 or 94 is selected using transistors 96 and 98, driven by NOR gates 100 and 102. One input of NOR gate 100 is driven by module input 104. Output buffers 106 and 108 are used as is known in the art. The output of function circuit module 12 appears at output node 110. The operation of function circuit module 12 like the one thus far described with reference to FIG. 2 may be better understood with reference to U.S. Pat. Nos. 4,758,745 to El Gamal et al., and 4,910,417 to El Gamal et al. Those of ordinary skill in the art will immediately recognize that the function circuit module 12 described herein is merely illustrative of one environment into which the present invention may be placed, and that the invention is not limited to use with the illustrative function circuit module 12 shown in FIG. 2.
For purposes of the present invention, additional components are added to function circuit module 12. In a presently preferred embodiment of the invention, a transistor switch 112 is connected between DTI line 14 and an existing internal node 114 inside function circuit module 12. Internal node 114 functions as a data test input node for the function circuit module 12, and transistor switch 112 serves as a means to place the signal from DTI line 14 into the function circuit module 12. The gate of transistor switch 112 is driven from the output of NOR gate 116. NOR gate 116 is driven from the XSEL and YSEL lines 118 and 120 which together select the particular function circuit module 12 to be controlled. The output of NOR gate 116 is high whenever the XSEL and YSEL lines 118 and 120 are simultaneously low. The output of NOR gate 116 drives the other input of NOR gate 100.
When the output of NOR gate 116 is high, the outputs of NOR gates 100 and 102 are low, thus turning off transistors 96 and 98 to isolate internal node 114 from the input portion of function circuit module 12. Since the output of NOR gate 116 is also connected to the gate of transistor 112, the same action which isolates the input section of function circuit module 12 from internal node 114 also connects the DTI line 14 to internal node 114, thus placing the data test bit then present on that DTI line 14 on internal node 114 and also on output node 110 of function circuit module 12 through output buffers 106 and 108.
Two output read transistors 122 and 124 are connected in series between YSEL line 120 and ground. The output read transistors 122 and 124 are used during the observe mode of the present invention. The gate of the first output read transistor 122 is connected to RSEL line 126. The gate of second output read transistor 124 is connected to output node 110 of function circuit module 12.
When RSEL line 126 is high, indicating selection of the observe mode, the complement of the state of the output node 110 of function circuit module 12 is placed on YSEL line 120. Those of ordinary skill in the art will see that, if it is desired to place the non-inverted data of output node 110 of function circuit module 12 on YSEL line 120, the gate of second output read transistor 124 should be connected to the node between inverting output buffers 106 and 108 instead of to output node 110.
If function circuit module 12 has been configured as a sequential function, such as a latch, as shown by dashed line feedback connection 128 between output node 110 and module input 80 of function circuit module 12, the data placed onto internal node 114 will be latched into the function circuit module 12 and will remain there until other action is taken. Those of ordinary skill in the art will recognize that if the function circuit module 12 is not configured as a sequential module, the data test bit may not be retained.
Those of ordinary skill in the art will realize that controlling a function circuit module 12 by the placement of a selected data test bit at the output node 110 of function circuit module 12 in the control mode of the present invention results in the placement of the same bit at all circuit nodes in the integrated circuit to which output node 110 is connected. Thus, it will be appreciated that apparatus and a method have been disclosed for placing a data test bit at any desired node (where a node is defined as the input or output of a selected function circuit module) in the electronic circuit which is implemented by the integrated circuit containing the present invention.
The real benefit of the control operation is obtained when it is applied to a function circuit module 12 which is configured as a sequential element, latch, or flip-flop stage. The control function is applied to this function circuit module 12 as described above when it is in its recirculate mode, i.e., feeding back its output value to its input and thereby latching and maintaining its data. After the stimulus data is loaded into the latch or flip-flop stage, the control mechanism may be deactivated and then used to control another latch stage or proceed with the observe function while the stimulus data is preserved in the latch. This is how auto test generation software works.
Any latch or flip-flop stage may be controlled by the above control scheme by selecting the appropriate control and test input signals as discussed above. As is well known in the art, controlling sequential elements is the key ingredient in any test scheme, since the sequential elements define all the various states of the circuit.
A number of commercial software vendors have presently-available products which can generate test vectors automatically for a particular circuit. All of these products require the capability to control sequential elements. The control scheme described herein will work well with such software products, which analyze the circuit and separate it generally into sequential and combinatorial paths.
Combinatorial paths are easily analyzed and vectors generated to test them. Combinatorial circuits which receive their input stimulus from input pads can easily be tested with test vectors. Combinatorial circuits which are buried deeper in the circuit need to obtain their input stimuli from sequential elements in the circuit as well as from primary circuit inputs. Testing such circuits thus depends on the present state of the circuit.
Using the control mode of the present invention, the appropriate state may be loaded into the circuit. The entire circuit may be tested by application of all the vectors needed using the combinatorial and sequential test stimuli until the test coverage of the circuit is complete. During application of any test vector cycle, the outputs of the circuit elements may be observed and verified against expected circuit response. Using the observe mode of the present invention, internal circuit nodes, such as function module outputs not directly connected to output pads may be observed. It may be advantageous or necessary to observe internal nodes, particularly those associated with sequential elements during the test operation and compare them with expected results.
Those of ordinary skill in the art will recognize that the circuit shown in FIGS. 1 and 2 is capable of controlling and observing internal nodes of integrated circuits. However, it is apparent that only one node at a time may be observed. Such a system, while useful, would present a testing throughput problem in a real world application where large production volumes of integrated circuits having several hundred or thousand rows and columns of function circuit modules must be tested.
FIG. 3a is a block diagram of circuitry useful with the present invention for supplying the results observed at a single point in time for a plurality of function modules. Referring to FIG. 3a, flip-flop circuits 130, 132, and 134, arranged as a parallel to serial converter register as is well known in the art, have data inputs connected to YSEL lines 22, 24, and 26, respectively, of array 10. They are daisy chained together and are driven from a common clock line 136. Clock line 136 may be driven from an external clock I/O pin on the integrated circuit, which may be selectively enabled by known methods during testing.
A common data load line 138 is used to load information from all YSEL lines 22, 24 and 26 to which the parallel to serial converter register is connected. Data load line 138 may be driven from an external signal at an I/O pin on the integrated circuit, which may be selectively enabled by known methods during testing.
After the loading of data into flip-flop circuits 130, 132, and 134 from the YSEL lines 22, 24 and 26, the clock line 136 is activated and the data is clocked from the flip-flop circuits 130, 132 and 134 in serial form into output buffer 140 and to I/O pad 142. It is possible for the contents of an entire array 10 to be shifted out one row at a time in this manner if necessary, thus providing a complete observation of the logic states of all nodes at the point in time that the latch command was given on data load line 138.
Another variation of the scheme shown in FIG. 3a is illustrated in FIG. 3b, in which the results register is configured as a linear feedback shift register. Using a linear feedback shift register results in compressing and encoding the test results in a unique compact signature that can be shifted out and compared with an expected signature after the test has been completed.
The technique illustrated in FIG. 3b further reduces overall circuit test times. The feedback connections in the linear feedback shift register are selected according to a mathematical polynomial so that when the test is completed the register contains a unique pattern which only occurs when the circuit is functioning properly. Linear feedback shift registers, and their use for these purposes, as well as selection of polynomials for use in the tests described, are within the scope of one of ordinary skill in the art.
Referring now to FIG. 4a, a block diagram of an embodiment of a circuit for carrying out a second aspect of the present invention is shown. The circuit shown in block diagram form in FIG. 4a allows 100% observability and 100% controllability of the function module.
A function cicuit module 200 includes an input section 202, which may perform, for example, combinatorial logic functions, sequential functions, or even analog functions. Input section 202 includes inputs IN1, IN2, IN3, and IN4, shown respectively at reference numerals 204, 206, 208, and 210. While four inputs are shown, those of ordinary skill in the art will recognize that the number of inputs will vary depending on the intended function of input section 202.
The output of input section 202 is connected to the input of first latch 212. First latch 212 may be one of a number of common data elements used to latch data, or, in the case of analog circuitry, may include a sample/hold amplifier or the like. First latch 212 is activated, as is known in the art, by a control input line 214 connected to a control signal C1. The output of first latch 212 is connected to an internal node 216 via a switch 218.
A data test input (DTI) line 220, connected to a source of data test information shown as DTI, may be used to place data test information onto internal node 216 by activating address decoder 222 via its XSEL and YSEL lines 224 and 226, respectively.
Internal node 216 is connected to the input of a second latch 228. Like first latch 212, second latch 228 may be one of a number of common data elements used to latch data, or, in the case of analog circuitry, may include a sample/hold amplifier or the like. Second latch 228 is activated, as is known in the art, by a control input line 230 connected to a control signal C2. Control signal C2 may also be used to open switch 218 to disconnect input section 202 from output section 232 of function circuit module 200 as will be disclosed herein.
The output of second latch 228 is connected to the input of output section 232. Output section 232 may include an output buffer, additional combinational or sequential logic or analog circuitry, or may simply be a direct connection, depending on the function of function circuit module 200 and whether the output of second latch 228 is itself buffered. The output of output section 232 is connected to at least one output lead 234 of function circuit module 200.
First and second latches 212 and 228 may be configured as pass-through devices when their control inputs C1 and C2 are unactivated. When so configured, the operation of function circuit module 200 is unaffected by the presence of the circuitry of the present invention.
Probe circuitry 236 is connected to output line 234 of function circuit module 200 and serves to route the output value obtained from function module 200 to external diagnostic circuitry. In the embodiment shown in FIG. 4a, the probe circuit 236 is activated by YSEL line 226, although those of ordinary skill in the art will recognize that other schemes could be utilized.
Probe circuit 236 may be used to provide 100% observability of the outputs of all function circuit modules 200 in an integrated circuit array. The output value for function circuit modules 200 appears as an output of probe circuit 236 on XSEN line 238. In an actual embodiment fabricated as a part of an integrated circuit, there will be a plurality of XSEN lines 238 and a number of function circuit modules 200 will be connected to each XSEN line 238. When a particular YSEL line 226 is activated, all probe circuits 236 associated with function circuit module 200 connected to that YSEL line 226 will pass the values present on the output leads 234 of their respective function circuit modules 200 to their respective XSEN lines 238. Circuits like those disclosed in FIGS. 3a and 3b may then be used to carry the data values off chip for analysis.
The circuit of FIG. 4a may be used to provide 100% controllability of the function circuit module 200. This circuit may also be used to retain the output state of input section 202 for diagnostic purposes.
The output lead 234 of function circuit module 200 may be controlled by disconnecting output section 232 from section 202 and placing a value from DTI line 220 onto internal node 216 and latching it into second latch 228. Function circuit module 200 is selected for control by activating its XSEL and YSEL lines 224 and 226, thus passing the data value from DTI line 220 through address decoder 222 onto internal node 216. Control input line 230 C2 is activated, latching the data test value into second latch 228, and switch 218 (connected to C2 line 230) opens, disconnecting input section 202 from internal node 216 and output section 232.
The data test value latched into second latch 228 appears at output lead 234 of function circuit module 200 and will remain there until second latch 228 is released or reloaded. It can be seen that this action allows the data test value to be retained indefinitely at the output lead 234 of function circuit module 200.
The value appearing at the output of input section 202 of function circuit module 200 as a result of particular data values placed on inputs IN1 204, IN2 206, IN3 208, and IN4 210 may be retained indefinitely in function circuit module 200 by latching it into first latch 212 by using control input line 214 (C1). Once new data has been loaded into first latch 212 by activating C1, this data may be latched into second latch 228 by activating C2. This enables observation of the new data.
Referring now to FIG. 4b, illustrative circuitry for implementing the block diagram circuit of FIG. 4a is shown. Where like elements are shown, the reference numerals in FIGS. 4a and 4b are the same. In the embodiment of FIG. 4b, data test bit retention is provided for a logic array integrated circuit. Data test bit retention allows placement and retention of a selected data test bit at the output node of a function circuit module regardless of whether that circuit is configured as a combinatorial or sequential circuit.
A function circuit module 200 according to this aspect of the present invention may include input section function block 202, having inputs IN1 204, IN2 206, IN3 208, and IN4 210. Only four inputs are shown for the purposes of illustrating the principles of the present invention, but those of ordinary skill in the art will recognize that particular design considerations will dictate how many inputs such a input section function block actually has. For example, input section function block 202 may include combinatorial logic, such as is disclosed in the embodiment of FIG. 2, or may include other circuits.
The output of input section function block 202 is connected to a node 240 internal to the function circuit module 200. A first latch comprising P-channel transistor 242, N-channel transistors 244 and 246 and inverter 248 has its input connected to node 240. The gate of N-channel transistor 244 is connected to a control input line 214 C1. Control input line 214 C1 is also connected to input section function block 202 and acts to isolate the output of input section function block 202 at node 240 from its input.
During normal operation of the integrated circuit containing function circuit module 200, control input line 214 C1 is held low. This action connects input section function block 202 to node 240 in one of numerous well known ways (e.g., as described above), and also configures the first latch as a pass through by turning off N-channel transistor 244.
An N-channel transistor 250 is connected between the output of the first latch and the input of a second latch comprising P-channel transistor 252, N-channel transistors 254 and 256, and inverter 258. The gate of N-channel transistor 254 is connected to a control input line 230 C2. Control input line 230 C2 is also connected to the gate of N-channel transistor 250 through inverter 260. The output of the second latch is connected to output lead 234 through inverter buffer 262.
During normal operation of the integrated circuit of which function circuit module 200 is a part, control input line 230 C2 is held low. This action turns on N-channel transistor 250, connecting the output of the first latch to the input of the second latch, and configures the second latch as a pass through by turning off N-channel transistor 254.
Two N-channel transistors 264 and 266 are connected in series between the input to the second latch and a DTI (data test input) line 220. The gate of N-channel transistor 264 is connected to an XSEL line 224. The gate of N-channel transistor 266 is connected to a YSEL line 226. During normal circuit operation, XSEL line 224 and YSEL line 226 are held low and N-Channel transistors 264 and 266 are turned off. Data on DTI line 220 is thus inhibited from entering the function circuit module 200.
Two N-channel transistors 268 and 270 are connected between a fixed voltage, such as ground, and an XSEN line 238. The gate of N-channel transistor 268 is connected to output lead 234 of function circuit module 200 and the gate of N-channel transistor 270 is connected to YSEL line 226. During normal circuit operation, N-channel transistor 270 is off because YSEL line 226 is held low.
The functions of the present invention are carried out using control input lines 214 (C1) and 230 (C2), DTI line 220, XSEL line 224, YSEL line 226 and XSEN line 238.
The output state of the circuit shown in FIG. 4b may be easily observed by raising YSEL line 226. The logic state of output lead 234 will appear inverted on XSEN line 238 because of the action of N-channel transistors 268 and 270. If both output lead 234 and YSEL line 226 are high, XSEN line 238 will be pulled to ground. If YSEL line 226 is high but output lead 234 is low, XSEN line 238 will remain high. A small pullup device may be connected to XSEN line 238 to supply enough current to keep its voltage at a logic high state. As in the embodiment of FIGS. 1 and 2, all of the XSEL lines and YSEL lines in an integrated circuit containing the present invention may be controlled by peripheral circuits in a manner well known in the art.
By using the circuit of FIG. 4b, output lead 234 can be controlled. Control input line 230 C2 is brought high, turning off N-channel transistor 250 and disconnecting the input section function block 202 and first latch from the second latch and output lead 234. A selected logic level may then be placed on the input of the second latch by raising XSEL line 224 and YSEL line 226 to a high voltage and placing the desired logic level on DTI line 220. Because control input line 230 C2 has turned on N-channel transistor 254 in the second latch, whatever logic level appears on DTI line 220 will be latched at the output of the second latch and will appear uninverted at output lead 234.
Those of ordinary skill in the art will appreciate that output lead 234 will remain latched with the previous data test bit until either N-channel transistors 264 and 266 are turned on again and a new data test bit is presented at DTI line 220, or control input line 230 (C2) is brought low, turning on N-channel transistor 250, turning off N-channel transistor 254, reconnecting the first latch to the second latch through N-channel transistor 250.
Similarly, the output logic state of input section function block 202 may be latched at the output of the first latch. Control input line 214 C1 is raised high to turn on N-channel transistor 244, simultaneously disconnecting the input section function block 202 from node 240, resulting in the latching of the logic state which was present in input section function block 202.
Those of ordinary skill in the art will recognize the degree of control over the internal circuit nodes in an integrated circuit which use of the present invention allows. By combining control of the output states of the output nodes of all function circuit modules 200 in an integrated circuit and the further ability to hold selected logic states of input section function blocks 202 with the ability to observe the output of each function circuit module 200 in an integrated circuit, a powerful diagnostic tool is provided to the designer.
The embodiment of FIG. 4b can be made to operate like the embodiment of FIGS. 1 and 2 by holding control input line 214 (C1) low at all times and only raising control input line 230 (C2) when test data on DTI line 220 is being introduced through N-channel transistors 264 and 266.
FIG. 5 is a block diagram of circuitry according to the present invention and illustrates by example the 100% controllability feature of the present invention. An array 300 of function circuit modules 302a-302i, which may be conceptually arranged as a plurality of rows and columns, wherein function circuit modules 302a, 302b, and 302c form a first row; function circuit modules 302d, 302e, and 302f form a second row; and function circuit modules 302g, 302h, and 302i form a third row. Similarly, function circuit modules 302a, 302d, and 302g form a first column; function circuit modules 302b, 302e, and 302h form a second column; and function circuit modules 302c, 302f, and 302i form a third column. As with the other function circuit modules illustrated herein, function circuit modules 302a-302i may be configured from a wide variety of circuits. The size of the array depicted in FIG. 5 is illustrative only for the purposes of illustrating the invention and, from the disclosure herein, those of ordinary skill in the art will understand how to construct an array of any size.
Each of function circuit modules 302a-302i will have a plurality of inputs (two are shown for purposes of illustration) and at least one output for use in performing the functions assigned to the function circuit module 302a-302i and the overall circuit of which it is a part. Those of ordinary skill in the art will readily appreciate that the overall circuit is realized by the use of interconnections between the inputs and the outputs of the function circuit modules 302a-302i utilized as circuit components. These interconnections may be made using mask-defined metal layers or by any technique for establishing user-defined interconnections.
In the particular circuit example shown in FIG. 5, output 304 of function circuit module 302a is shown connected to first input 306 of function circuit module 302e via interconnect line 308. Similarly, output 310 of function circuit module 302g is shown connected to second input 312 of module 302e via interconnect line 314. Those of ordinary skill in the art will realize that any combination of desired interconnects may be implemented, depending on the circuit function desired and the internal makeup of function circuit modules 302a-302i.
As shown in FIG. 5, XSEL1 -XSEL3 lines, shown at reference numerals 316, 318, and 320, respectively, and YSEL1 -YSEL3 lines, shown at reference numerals 322, 324, and 326, respectively, may be used to select one or more function circuit modules 302a-302i for control or observation in the manner disclosed herein with respect to FIGS. 3 and 4. Lines C1 (shown at reference numeral 328) and C2 (shown at reference numeral 330) are global control input lines for the first and second latches of the circuit modules 302a-302i as described previously with reference to FIG. 4. DTI line 332 is also a global data test input line for all of the function circuit modules 302a-302i , and is used to place selected data test bits into selected function circuit modules 302a-302i. XSEN lines XSEN1 -XSEN3, shown at reference numerals 334, 336, and 338, respectively, are sense lines for reading out the logic state at the output nodes of selected function circuit modules 302a-302i and may be connected to transistors 340, which act as well-known pullup loads.
Loadable flip-flops 342, 344, and 346 are connected as a serial shift register and are used to transport the test data from the XSEN lines 334, 336, and 338 through buffer 348 to I/O pad 350 for observation and evaluation as is shown in FIG. 3a, although those of ordinary skill will recognize that other configurations, such as that of FIG. 3b or other similarly functioning circuits, could also be utilized.
A transistor pair is used to place output test data bits from the modules into each of flip-flops 342, 344, and 346. Transistor 352 has its gate connected to XSEN1 line 334, its source connected to ground, and its drain connected to the source of transistor 354. The drain of transistor 354 is connected to the data load input of flip-flop 342. Similarly, transistor 356 has its gate connected to XSEN2 line 336, its source connected to ground, and its drain connected to the source of transistor 358. The drain of transistor 358 is connected to the data load input of flip-flop 344. Similarly, transistor 360 has its gate connected to XSEN3 line 338, its source connected to ground, and its drain connected to the source of transistor 362. The drain of transistor 362 is connected to the data load input of flip-flop 346. The gates of transistors 354, 358, and 362 may be connected to decoding control lines which can be driven using conventional decoding circuitry, such as shift registers or one-of-n decoders.
As an example of the operation of the present invention, it may be used to verify the functionality of function circuit module 302e. First, the outputs of function circuit modules 302a and 302g are controlled to place desired test data bits at the first and second inputs of function circuit module 302e, and then the output of function circuit module 302e is observed.
To control the outputs of fucntion circuit modules 302a and 302g, control input line 330 C2 is first brought high, enabling the second latch for all function circuit modules 302a-302i in the array 330. Function circuit module 302a may then be selected by bringing XSEL1 line 316 and YSEL1 line 322 high. The selected data test bit appearing on DTI line 332 will be latched and retained at the output of function circuit module 302a. Function circuit module 302g may then be selected by bringing XSEL3 line 320 and YSEL1 line 322 high. The selected data test bit appearing on DTI line 332 will be latched and retained at the output of function circuit module 302g. If identical test bits are to be loaded into function circuit module 302a and 302g, this may be accomplished by simultaneously bringing the XSEL1 line 316, XSEL3 line 320, and YSEL1 line 322 high.
After completion of the control operation, control input line 330 C2 remains high and control input line 328 C1 is brought high to enable the first latch in all of the function circuit modules 302a-302i-330 in the array. When the control input line 328 C1 is brought high, the new logic state of function circuit module 302e is latched into its first latch. Control input line 330 C2 is then brought low to transfer the new logic state to the output of function circuit module 302e. Function circuit module 302e may then be selected for observation by bringing YSEL2 line 324 high, placing the inverted logic state of the output of function circuit module 302e on the XSEN2 line 336. The gate of transistor 358 is turned on and the output test data is loaded into flip-flop 344 and clocked out through buffer 348 to I/O pad 350.
Multiple node control allows the setting up (control) of the output nodes of more than one function circuit module which are connected to the inputs of another function circuit module, thus allowing the control of the several inputs of a single function circuit module. This feature adds versatility to control-observe testing of function circuit modules in a logic array integrated circuit.
Those of ordinary skill in the art will recognize that the embodiments shown and described herein are illustrative only and that the scope of the invention is not to be limited to the particular embodiments shown and described in the figures and accompanying written disclosure herein. Preferred embodiments of the present invention have been shown and described herein, but from this disclosure, those of ordinary skill in the art will readily be able to comprehend and conceive other embodiments which are variations from the above disclosed embodiments. Such embodiments are meant to fall within the scope of the present invention which is to be limited only by the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3168697 *||Nov 17, 1960||Feb 2, 1965||Sylvania Electric Prod||Method and apparatus for testing marginal failure of electronic systems|
|US3428945 *||May 20, 1965||Feb 18, 1969||Bell Telephone Labor Inc||Error detection circuits|
|US3636518 *||Mar 18, 1970||Jan 18, 1972||Gte Automatic Electric Lab Inc||Arrangement for detecting shorted diodes in selection matrices in core memories|
|US3995215 *||Jun 26, 1974||Nov 30, 1976||International Business Machines Corporation||Test technique for semiconductor memory array|
|US4004222 *||Nov 20, 1974||Jan 18, 1977||Semi||Test system for semiconductor memory cell|
|US4253059 *||May 14, 1979||Feb 24, 1981||Fairchild Camera & Instrument Corp.||EPROM Reliability test circuit|
|US4255748 *||Feb 12, 1979||Mar 10, 1981||Automation Systems, Inc.||Bus fault detector|
|US4281398 *||Feb 12, 1980||Jul 28, 1981||Mostek Corporation||Block redundancy for memory array|
|US4340857 *||Jun 26, 1981||Jul 20, 1982||Siemens Corporation||Device for testing digital circuits using built-in logic block observers (BILBO's)|
|US4357703 *||Oct 9, 1980||Nov 2, 1982||Control Data Corporation||Test system for LSI circuits resident on LSI chips|
|US4380811 *||Apr 14, 1981||Apr 19, 1983||International Business Machines Corp.||Programmable logic array with self correction of faults|
|US4409676 *||Feb 19, 1981||Oct 11, 1983||Fairchild Camera & Instrument Corporation||Method and means for diagnostic testing of CCD memories|
|US4418403 *||Feb 2, 1981||Nov 29, 1983||Mostek Corporation||Semiconductor memory cell margin test circuit|
|US4423509 *||May 26, 1981||Dec 27, 1983||Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme)||Method of testing a logic system and a logic system for putting the method into practice|
|US4435805 *||Jun 4, 1981||Mar 6, 1984||International Business Machines Corporation||Testing of logic arrays|
|US4476560 *||Sep 21, 1982||Oct 9, 1984||Advanced Micro Devices, Inc.||Diagnostic circuit for digital systems|
|US4479088 *||Jan 16, 1981||Oct 23, 1984||Burroughs Corporation||Wafer including test lead connected to ground for testing networks thereon|
|US4493078 *||Sep 29, 1982||Jan 8, 1985||Siemens Corporation||Method and apparatus for testing a digital computer|
|US4498172 *||Jul 26, 1982||Feb 5, 1985||General Electric Company||System for polynomial division self-testing of digital networks|
|US4503387 *||Dec 30, 1982||Mar 5, 1985||Harris Corporation||A.C. Testing of logic arrays|
|US4503536 *||Sep 13, 1982||Mar 5, 1985||General Dynamics||Digital circuit unit testing system utilizing signature analysis|
|US4510572 *||Dec 28, 1981||Apr 9, 1985||Data I/O Corporation||Signature analysis system for testing digital circuits|
|US4513418 *||Nov 8, 1982||Apr 23, 1985||International Business Machines Corporation||Simultaneous self-testing system|
|US4517672 *||Jul 23, 1982||May 14, 1985||Siemens Aktiengesellschaft||Method and arrangement for an operational check of a programmable logic array|
|US4525714 *||Dec 3, 1982||Jun 25, 1985||Honeywell Information Systems Inc.||Programmable logic array with test capability in the unprogrammed state|
|US4527115 *||Dec 22, 1982||Jul 2, 1985||Raytheon Company||Configurable logic gate array|
|US4527272 *||Dec 6, 1982||Jul 2, 1985||Tektronix, Inc.||Signature analysis using random probing and signature memory|
|US4542340 *||Dec 30, 1982||Sep 17, 1985||Ibm Corporation||Testing method and structure for leakage current characterization in the manufacture of dynamic RAM cells|
|US4553225 *||Sep 27, 1982||Nov 12, 1985||Fujitsu Limited||Method of testing IC memories|
|US4583179 *||Dec 29, 1982||Apr 15, 1986||Fujitsu Limited||Semiconductor integrated circuit|
|US4595875 *||Dec 22, 1983||Jun 17, 1986||Monolithic Memories, Incorporated||Short detector for PROMS|
|US4598401 *||May 3, 1984||Jul 1, 1986||Siemens Corporate Research & Support, Inc.||Circuit testing apparatus employing signature analysis|
|US4601033 *||Jan 16, 1984||Jul 15, 1986||Siemens Corporate Research & Suppport, Inc.||Circuit testing apparatus employing signature analysis|
|US4601034 *||Mar 30, 1984||Jul 15, 1986||Texas Instruments Incorporated||Method and apparatus for testing very large scale integrated memory circuits|
|US4612630 *||Jul 27, 1984||Sep 16, 1986||Harris Corporation||EEPROM margin testing design|
|US4613970 *||Jan 31, 1984||Sep 23, 1986||Hitachi, Ltd.||Integrated circuit device and method of diagnosing the same|
|US4625313 *||Jul 6, 1984||Nov 25, 1986||Tektronix, Inc.||Method and apparatus for testing electronic equipment|
|US4638243 *||Jun 5, 1985||Jan 20, 1987||Monolithic Memories, Inc.||Short detector for fusible link array using single reference fuse|
|US4638246 *||Sep 21, 1984||Jan 20, 1987||Gte Laboratories Incorporated||Integrated circuit input-output diagnostic system|
|US4651304 *||Dec 8, 1983||Mar 17, 1987||Ricoh Company, Ltd.||EPROM memory device having a test circuit|
|US4672610 *||May 13, 1985||Jun 9, 1987||Motorola, Inc.||Built in self test input generator for programmable logic arrays|
|US4692691 *||Dec 5, 1985||Sep 8, 1987||International Business Machines Corporation||Test system for keyboard interface circuit|
|US4698589 *||Mar 21, 1986||Oct 6, 1987||Harris Corporation||Test circuitry for testing fuse link programmable memory devices|
|US4701921 *||Oct 23, 1985||Oct 20, 1987||Texas Instruments Incorporated||Modularized scan path for serially tested logic circuit|
|US4703436 *||Feb 1, 1984||Oct 27, 1987||Inova Microelectronics Corporation||Wafer level integration technique|
|US4703484 *||Dec 19, 1985||Oct 27, 1987||Harris Corporation||Programmable integrated circuit fault detection apparatus|
|US4710933 *||Oct 23, 1985||Dec 1, 1987||Texas Instruments Incorporated||Parallel/serial scan system for testing logic circuits|
|US4749947 *||Mar 10, 1986||Jun 7, 1988||Cross-Check Systems, Inc.||Grid-based, "cross-check" test structure for testing integrated circuits|
|US4751679 *||Dec 22, 1986||Jun 14, 1988||Motorola, Inc.||Gate stress test of a MOS memory|
|US4752729 *||Jul 1, 1986||Jun 21, 1988||Texas Instruments Incorporated||Test circuit for VSLI integrated circuits|
|US4758745 *||Sep 19, 1986||Jul 19, 1988||Actel Corporation||User programmable integrated circuit interconnect architecture and test method|
|US4764926 *||Dec 11, 1985||Aug 16, 1988||Plessey Overseas Limited||Integrated circuits|
|US4768196 *||Oct 28, 1986||Aug 30, 1988||Silc Technologies, Inc.||Programmable logic array|
|US4779273 *||May 20, 1987||Oct 18, 1988||Data General Corporation||Apparatus for self-testing a digital logic circuit|
|US4782487 *||May 15, 1987||Nov 1, 1988||Digital Equipment Corporation||Memory test method and apparatus|
|US4807161 *||Dec 29, 1987||Feb 21, 1989||Mars Incorporated||Automatic test equipment|
|US4816757 *||Feb 29, 1988||Mar 28, 1989||Texas Instruments Incorporated||Reconfigurable integrated circuit for enhanced testing in a manufacturing environment|
|US4835458 *||Nov 9, 1987||May 30, 1989||Intel Corporation||Signature analysis technique for defect characterization of CMOS static RAM cell failures|
|US4855669 *||Oct 7, 1987||Aug 8, 1989||Xilinx, Inc.||System for scan testing of logic circuit networks|
|US4857774 *||Sep 30, 1988||Aug 15, 1989||Actel Corporation||Testing apparatus and diagnostic method for use with programmable interconnect architecture|
|US4864165 *||Jan 5, 1988||Sep 5, 1989||Advanced Micro Devices, Inc.||ECL programmable logic array with direct testing means for verification of programmed state|
|US4870346 *||Sep 14, 1987||Sep 26, 1989||Texas Instruments Incorporated||Distributed pseudo random sequence control with universal polynomial function generator for LSI/VLSI test systems|
|US4878209 *||Mar 17, 1988||Oct 31, 1989||International Business Machines Corporation||Macro performance test|
|US4903266 *||Apr 29, 1988||Feb 20, 1990||International Business Machines Corporation||Memory self-test|
|US4912709 *||Oct 23, 1987||Mar 27, 1990||Control Data Corporation||Flexible VLSI on-chip maintenance and test system with unit I/O cell design|
|US4918378 *||Jun 12, 1989||Apr 17, 1990||Unisys Corporation||Method and circuitry for enabling internal test operations in a VLSI chip|
|US4926425 *||Jun 9, 1988||May 15, 1990||Robert Bosch Gmbh||System for testing digital circuits|
|US4929889 *||Jun 13, 1988||May 29, 1990||Digital Equipment Corporation||Data path chip test architecture|
|US4931722 *||Mar 23, 1989||Jun 5, 1990||Control Data Corporation||Flexible imbedded test system for VLSI circuits|
|US4947395 *||Feb 10, 1989||Aug 7, 1990||Ncr Corporation||Bus executed scan testing method and apparatus|
|US4956602 *||Feb 14, 1989||Sep 11, 1990||Amber Engineering, Inc.||Wafer scale testing of redundant integrated circuit dies|
|US4958324 *||Nov 9, 1988||Sep 18, 1990||Sgs-Thomson Microelectronics Sa||Method for the testing of electrically programmable memory cells, and corresponding integrated circuit|
|US4963825 *||Dec 21, 1989||Oct 16, 1990||Intel Corporation||Method of screening EPROM-related devices for endurance failure|
|US4974184 *||Apr 19, 1990||Nov 27, 1990||Honeywell Inc.||Maximum length pseudo-random test pattern generator via feedback network modification|
|US4991175 *||Mar 9, 1990||Feb 5, 1991||Hewlett-Packard||Signature analysis|
|US5001713 *||Feb 8, 1989||Mar 19, 1991||Texas Instruments Incorporated||Event qualified testing architecture for integrated circuits|
|US5012135 *||May 12, 1989||Apr 30, 1991||Plus Logic, Inc.||Logic gates with a programmable number of inputs|
|US5012185 *||Oct 16, 1989||Apr 30, 1991||Nec Corporation||Semiconductor integrated circuit having I/O terminals allowing independent connection test|
|US5032783 *||Jul 10, 1989||Jul 16, 1991||Texas Instruments Incorporated||Test circuit and scan tested logic device with isolated data lines during testing|
|US5033048 *||Apr 19, 1990||Jul 16, 1991||Digital Equipment Corporation||Memory selftest method and apparatus same|
|US5043985 *||May 5, 1987||Aug 27, 1991||Industrial Technology Research Institute||Integrated circuit testing arrangement|
|US5043986 *||May 18, 1989||Aug 27, 1991||At&T Bell Laboratories||Method and integrated circuit adapted for partial scan testability|
|US5047710 *||Jul 26, 1989||Sep 10, 1991||Xilinx, Inc.||System for scan testing of logic circuit networks|
|US5051997 *||Dec 3, 1990||Sep 24, 1991||Mitsubishi Denki Kabushiki Kaisha||Semiconductor integrated circuit with self-test function|
|US5065090 *||Jul 13, 1988||Nov 12, 1991||Cross-Check Technology, Inc.||Method for testing integrated circuits having a grid-based, "cross-check" te|
|US5068604 *||Jun 20, 1989||Nov 26, 1991||U.S. Philips Corporation||Method of and device for testing multiple power supply connections of an integrated circuit on a printed circuit board|
|US5068605 *||Sep 7, 1989||Nov 26, 1991||Hitachi, Ltd.||Semiconductor integrated circuit device and method of testing the same|
|US5072175 *||Sep 10, 1990||Dec 10, 1991||Compaq Computer Corporation||Integrated circuit having improved continuity testability and a system incorporating the same|
|US5083083 *||Jul 5, 1989||Jan 21, 1992||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5084874 *||Jun 25, 1990||Jan 28, 1992||Texas Instruments Incorporated||Enhanced test circuit|
|US5091908 *||Feb 6, 1990||Feb 25, 1992||At&T Bell Laboratories||Built-in self-test technique for read-only memories|
|US5097206 *||Oct 5, 1990||Mar 17, 1992||Hewlett-Packard Company||Built-in test circuit for static CMOS circuits|
|US5101409 *||Oct 6, 1989||Mar 31, 1992||International Business Machines Corporation||Checkboard memory self-test|
|US5103450 *||Mar 12, 1991||Apr 7, 1992||Texas Instruments Incorporated||Event qualified testing protocols for integrated circuits|
|US5103557 *||Feb 16, 1990||Apr 14, 1992||Leedy Glenn J||Making and testing an integrated circuit using high density probe points|
|US5107501 *||Apr 2, 1990||Apr 21, 1992||At&T Bell Laboratories||Built-in self-test technique for content-addressable memories|
|US5121394 *||Dec 20, 1989||Jun 9, 1992||Bull Hn Information Systems Inc.||Method of organizing programmable logic array devices for board testability|
|US5130647 *||Jan 14, 1991||Jul 14, 1992||Mitsubishi Denki Kabushiki Kaisha||Scan test circuit and semiconductor integrated circuit device using the same|
|US5134584 *||Jul 22, 1988||Jul 28, 1992||Vtc Incorporated||Reconfigurable memory|
|US5138619 *||Feb 15, 1990||Aug 11, 1992||National Semiconductor Corporation||Built-in self test for integrated circuit memory|
|US5155432||Jul 16, 1991||Oct 13, 1992||Xilinx, Inc.||System for scan testing of logic circuit networks|
|US5157782||Jan 31, 1990||Oct 20, 1992||Hewlett-Packard Company||System and method for testing computer hardware and software|
|US5173906||Aug 31, 1990||Dec 22, 1992||Dreibelbis Jeffrey H||Built-in self test for integrated circuits|
|US5175494||Sep 26, 1990||Dec 29, 1992||Kabushiki Kaisha Toshiba||Test simplifying circuit contained in digital integrated circuit|
|US5202978||Mar 15, 1989||Apr 13, 1993||Kabushiki Kaisha Toshiba||Self-test circuit of information processor|
|US5208530||May 26, 1992||May 4, 1993||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5221865||Jun 21, 1991||Jun 22, 1993||Crosspoint Solutions, Inc.||Programmable input/output buffer circuit with test capability|
|US5222066||Dec 26, 1990||Jun 22, 1993||Motorola, Inc.||Modular self-test for embedded SRAMS|
|US5223792||May 26, 1992||Jun 29, 1993||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5224101||May 16, 1990||Jun 29, 1993||The United States Of America As Represented By The Secretary Of The Air Force||Micro-coded built-in self-test apparatus for a memory array|
|US5237219||May 8, 1992||Aug 17, 1993||Altera Corporation||Methods and apparatus for programming cellular programmable logic integrated circuits|
|US5241266||Apr 10, 1992||Aug 31, 1993||Micron Technology, Inc.||Built-in test circuit connection for wafer level burnin and testing of individual dies|
|US5258986||Sep 19, 1990||Nov 2, 1993||Vlsi Technology, Inc.||Tightly coupled, low overhead RAM built-in self-test logic with particular applications for embedded memories|
|US5285153||Sep 21, 1992||Feb 8, 1994||Altera Corporation||Apparatus for facilitating scan testing of asynchronous logic circuitry|
|US5291079||Jul 23, 1992||Mar 1, 1994||Xilinx, Inc.||Configuration control unit for programming a field programmable gate array and reading array status|
|US5298433||Dec 26, 1991||Mar 29, 1994||Kabushiki Kaisha Toshiba||Method for testing semiconductor devices|
|US5309091||Jan 14, 1992||May 3, 1994||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5315177||Mar 12, 1993||May 24, 1994||Micron Semiconductor, Inc.||One time programmable fully-testable programmable logic device with zero power and anti-fuse cell architecture|
|US5319255||Feb 9, 1993||Jun 7, 1994||National Semiconductor Corporation||Power up detect circuit for configurable logic array|
|US5325054||Jul 7, 1992||Jun 28, 1994||Texas Instruments Incorporated||Method and system for screening reliability of semiconductor circuits|
|US5325367||Aug 22, 1991||Jun 28, 1994||U.S. Philips Corporation||Memory device containing a static ram memory that is adapted for executing a self-test, and integrated circuit containing such a device as an embedded static ram memory|
|US5341092||Oct 7, 1992||Aug 23, 1994||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5347519||Dec 3, 1991||Sep 13, 1994||Crosspoint Solutions Inc.||Preprogramming testing in a field programmable gate array|
|US5349248||Sep 3, 1992||Sep 20, 1994||Xilinx, Inc.||Adaptive programming method for antifuse technology|
|US5351247||Feb 18, 1993||Sep 27, 1994||Digital Equipment Corporation||Adaptive fault identification system|
|US5357523||Dec 18, 1991||Oct 18, 1994||International Business Machines Corporation||Memory testing system with algorithmic test data generation|
|US5360747||Jun 10, 1993||Nov 1, 1994||Xilinx, Inc.||Method of reducing dice testing with on-chip identification|
|US5365165||May 26, 1992||Nov 15, 1994||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5367207||Dec 4, 1990||Nov 22, 1994||Xilinx, Inc.||Structure and method for programming antifuses in an integrated circuit array|
|US5371390||Nov 4, 1992||Dec 6, 1994||Aptix Corporation||Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits|
|US5371748||Mar 26, 1993||Dec 6, 1994||Vlsi Technology, Inc.||Technique and apparatus for testing an electrically programmable ROM embedded among other digital circuitry on an IC chip|
|US5381419||Mar 1, 1993||Jan 10, 1995||At&T Corp.||Method and apparatus for detecting retention faults in memories|
|US5383195||Oct 19, 1992||Jan 17, 1995||Motorola, Inc.||BIST circuit with halt signal|
|US5386392||Jun 8, 1994||Jan 31, 1995||International Business Machines Corporation||Programmable high speed array clock generator circuit for array built-in self test memory chips|
|US5388104||Dec 26, 1991||Feb 7, 1995||Kabushiki Kaisha Toshiba||Semiconductor integrated circuit capable of testing memory blocks|
|US5414364||Sep 8, 1993||May 9, 1995||Actel Corporation||Apparatus and method for measuring programmed antifuse resistance|
|US5416784||May 10, 1994||May 16, 1995||Sequoia Semiconductor||Built-in self-test flip-flop with asynchronous input|
|US5432441||Aug 5, 1993||Jul 11, 1995||Actel Corporation||Testability architecture and techniques for programmable interconnect architecture|
|US5442640||Dec 7, 1994||Aug 15, 1995||International Business Machines Corporation||Test and diagnosis of associated output logic for products having embedded arrays|
|US5442641||Apr 4, 1994||Aug 15, 1995||International Business Machines Corporation||Fast data compression circuit for semiconductor memory chips including an array built-in self-test structure|
|US5451489||Apr 30, 1993||Sep 19, 1995||Leedy; Glenn J.||Making and testing an integrated circuit using high density probe points|
|US5453696||Feb 1, 1994||Sep 26, 1995||Crosspoint Solutions, Inc.||Embedded fuse resistance measuring circuit|
|US5457400||Jul 23, 1993||Oct 10, 1995||Micron Technology, Inc.||Semiconductor array having built-in test circuit for wafer level testing|
|US5469396||Jun 7, 1994||Nov 21, 1995||Actel Corporation||Apparatus and method determining the resistance of antifuses in an array|
|US5469445||Nov 4, 1993||Nov 21, 1995||Sofia Koloni Ltd.||Transparent testing of integrated circuits|
|US5475815||Apr 11, 1994||Dec 12, 1995||Unisys Corporation||Built-in-self-test scheme for testing multiple memory elements|
|US5483175||Mar 9, 1994||Jan 9, 1996||Micron Technology, Inc.||Method for circuits connection for wafer level burning and testing of individual dies on semiconductor wafer|
|US5485105||Aug 1, 1994||Jan 16, 1996||Texas Instruments Inc.||Apparatus and method for programming field programmable arrays|
|US5488615||Feb 28, 1990||Jan 30, 1996||Ail Systems, Inc.||Universal digital signature bit device|
|US5491790||Apr 22, 1994||Feb 13, 1996||Bull Hn Information Systems Inc.||Power-on sequencing apparatus for initializing and testing a system processing unit|
|US5493519||Aug 16, 1993||Feb 20, 1996||Altera Corporation||High voltage driver circuit with fast current limiting for testing of integrated circuits|
|US5504354||Sep 2, 1994||Apr 2, 1996||Aptix Corporation||Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits|
|US5521524||Apr 7, 1994||May 28, 1996||Texas Instruments Incorporated||Method and system for screening reliability of semiconductor circuits|
|US5525909||May 3, 1995||Jun 11, 1996||Actel Corporation||Apparatus and method for measuring programmed antifuse resistance|
|US5526312||May 2, 1995||Jun 11, 1996||Actel Corporation||Apparatus and method for determining the resistance of antifuses in an array|
|US5528600||Nov 30, 1993||Jun 18, 1996||Actel Corporation||Testability circuits for logic arrays|
|US5539349||Mar 24, 1994||Jul 23, 1996||Hitachi Microsystems, Inc.||Method and apparatus for post-fabrication ascertaining and providing programmable precision timing for sense amplifiers and other circuits|
|US5550842||Oct 28, 1994||Aug 27, 1996||Altera Corporation||EEPROM verification circuit with PMOS transistors|
|US5550843||Apr 1, 1994||Aug 27, 1996||Xilinx, Inc.||Programmable scan chain testing structure and method|
|US5561367||Jul 23, 1992||Oct 1, 1996||Xilinx, Inc.||Structure and method for testing wiring segments in an integrated circuit device|
|US5572476||May 2, 1995||Nov 5, 1996||Actel Corporation||Apparatus and method for determining the resistance of antifuses in an array|
|US5577050||Dec 28, 1994||Nov 19, 1996||Lsi Logic Corporation||Method and apparatus for configurable build-in self-repairing of ASIC memories design|
|US5579326||Jan 31, 1994||Nov 26, 1996||Sgs-Thomson Microelectronics, Inc.||Method and apparatus for programming signal timing|
|US5608337||Jun 7, 1995||Mar 4, 1997||Altera Corporation||Method and apparatus of testing an integrated circuit device|
|US5614818||Sep 8, 1994||Mar 25, 1997||Actel Corporation||Testability circuits for logic circuit arrays|
|US5617021||Aug 4, 1995||Apr 1, 1997||Xilinx, Inc.||High speed post-programming net verification method|
|US5621312||Jul 5, 1995||Apr 15, 1997||Altera Corporation||Method and apparatus for checking the integrity of a device tester-handler setup|
|US5623501||Aug 3, 1994||Apr 22, 1997||Crosspoint Solutions Inc.||Preprogramming testing in a field programmable gate array|
|US5627478||Jul 6, 1995||May 6, 1997||Micron Technology, Inc.||Apparatus for disabling and re-enabling access to IC test functions|
|US5651013||Nov 14, 1995||Jul 22, 1997||International Business Machines Corporation||Programmable circuits for test and operation of programmable gate arrays|
|US5675589||Apr 30, 1996||Oct 7, 1997||Xilinx, Inc.||Programmable scan chain testing structure and method|
|US5689516||Jun 26, 1996||Nov 18, 1997||Xilinx, Inc.||Reset circuit for a programmable logic device|
|EP0489570A2||Dec 3, 1991||Jun 10, 1992||Xilinx, Inc.||Antifuse programming in an integrated circuit structure|
|EP0747717A3||Jun 5, 1996||May 21, 1997||Altera Corp||Method and apparatus of testing an integrated circuit device|
|JP1132979A||Title not available|
|1||Actel Corporation, "Array Architecture for ATG with 100% Fault Coverage", Jan., 1992, pp. 1-225 -1-235.|
|2||*||Actel Corporation, Array Architecture for ATG with 100% Fault Coverage , Jan., 1992, pp. 1 225 1 235.|
|3||Frank, "Testing and Debugging Custom Integrated Circuits", Dec. 1981, Computing Surveys, vol. 13, No. 4, pp. 425-451.|
|4||*||Frank, Testing and Debugging Custom Integrated Circuits , Dec. 1981, Computing Surveys, vol. 13, No. 4, pp. 425 451.|
|5||Fujiwara, "Universal Test Sets for Programmable Logic Arrays", 1980, IEEE, International Symposium on Fault Tolerant Computing, pp. 137-142. (unavailable month).|
|6||*||Fujiwara, Universal Test Sets for Programmable Logic Arrays , 1980, IEEE, International Symposium on Fault Tolerant Computing, pp. 137 142. (unavailable month).|
|7||Hayes, "Test Point Placement to Simplify Fault Detection", ONR Contract, pp. 73-78. (unavailable date).|
|8||*||Hayes, Test Point Placement to Simplify Fault Detection , ONR Contract, pp. 73 78. (unavailable date).|
|9||Hong, "FITPLA: A Programmable Logic Array for Function Independent Testing", 1980, IEEE, International Symposium on Fault Tolerant Computing, pp. 131-136. (unavailable month).|
|10||*||Hong, FITPLA: A Programmable Logic Array for Function Independent Testing , 1980, IEEE, International Symposium on Fault Tolerant Computing, pp. 131 136. (unavailable month).|
|11||Kugler, "Kerf Testing of Embedded Structure Technologies", Jan. 1981, IBM Technical Disclosure Bulletin, vol. 23, No. 8, pp. 3716-3719.|
|12||*||Kugler, Kerf Testing of Embedded Structure Technologies , Jan. 1981, IBM Technical Disclosure Bulletin, vol. 23, No. 8, pp. 3716 3719.|
|13||McCluskey, "Design for Autonomous Test", Nov. 1981, IEEE Transactions on Computers, vol. C-30, No. 11, pp. 866-874.|
|14||*||McCluskey, Design for Autonomous Test , Nov. 1981, IEEE Transactions on Computers, vol. C 30, No. 11, pp. 866 874.|
|15||Williams, "Design for Testability", IBM Data System Division, pp. 359-416. (unavailable date).|
|16||Williams, "Design for Testability--A Survey", 1982, IEEE Transactions on Computers, vol. C-31(1), Jan. 1982, pp. 2-15.|
|17||*||Williams, Design for Testability , IBM Data System Division, pp. 359 416. (unavailable date).|
|18||*||Williams, Design for Testability A Survey , 1982, IEEE Transactions on Computers, vol. C 31(1), Jan. 1982, pp. 2 15.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6426650||Dec 28, 1999||Jul 30, 2002||Koninklijke Philips Electronics, N.V.||Integrated circuit with metal programmable logic having enhanced reliability|
|US6476631 *||Jun 29, 2001||Nov 5, 2002||Lsi Logic Corporation||Defect screening using delta VDD|
|US6651198 *||Jan 7, 2000||Nov 18, 2003||Texas Instruments Incorporated||System and method for testing on-chip modules and the interconnections between on-chip modules|
|US6683467 *||Sep 29, 2000||Jan 27, 2004||Intel Corporation||Method and apparatus for providing rotational burn-in stress testing|
|US6831474 *||Mar 6, 2001||Dec 14, 2004||Infineon Technologies Ag||Apparatus and method for testing a plurality of electrical components that are coupled to one another|
|US7213183 *||Mar 7, 2005||May 1, 2007||Infineon Technologies Ag||Integrated circuit|
|US7475164 *||Feb 28, 2006||Jan 6, 2009||International Business Machines Corporation||Apparatus, system, and method for automated device configuration and testing|
|US7710136 *||Nov 23, 2005||May 4, 2010||Nxp B.V.||Intergrated circuit self-test architecture|
|US8161469 *||Dec 13, 2005||Apr 17, 2012||Altera Corporation||Method and apparatus for comparing programmable logic device configurations|
|US20030132754 *||Mar 6, 2001||Jul 17, 2003||Ute Kollmer||Test circuit arrangement and a method for testing a plurality of electric components|
|US20040051550 *||Sep 12, 2002||Mar 18, 2004||Ma David Suitwai||Semiconductor die isolation system|
|US20050210347 *||Mar 7, 2005||Sep 22, 2005||Timo Gossmann||Integrated circuit|
|US20070204071 *||Feb 28, 2006||Aug 30, 2007||Angqin Bai||Apparatus, system, and method for automated device configuration and testing|
|US20080246505 *||Apr 4, 2008||Oct 9, 2008||Qimonda Ag||Semiconductor device test system and method|
|US20080272797 *||Nov 23, 2005||Nov 6, 2008||Koninklijke Philips Electronics N.V.||Intergrated Circuit Self-Test Architecture|
|DE102007016622A1 *||Apr 5, 2007||Oct 9, 2008||Qimonda Ag||Halbleiter-Bauelement-Test-Verfahren und -Test-System mit reduzierter Anzahl an Test-Kanšlen|
|U.S. Classification||324/750.3, 324/73.1, 324/762.02|
|Mar 13, 2002||SULP||Surcharge for late payment|
|Mar 13, 2002||FPAY||Fee payment|
Year of fee payment: 4
|Mar 26, 2002||REMI||Maintenance fee reminder mailed|
|Mar 8, 2006||FPAY||Fee payment|
Year of fee payment: 8
|Apr 12, 2010||REMI||Maintenance fee reminder mailed|
|Sep 8, 2010||LAPS||Lapse for failure to pay maintenance fees|
|Oct 26, 2010||FP||Expired due to failure to pay maintenance fee|
Effective date: 20100908
|Feb 11, 2011||AS||Assignment|
Owner name: MORGAN STANLEY & CO. INCORPORATED, NEW YORK
Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:WHITE ELECTRONIC DESIGNS CORP.;ACTEL CORPORATION;MICROSEMI CORPORATION;REEL/FRAME:025783/0613
Effective date: 20110111
|Jan 19, 2016||AS||Assignment|
Owner name: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAW
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, CAL
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CO
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI CORPORATION, CALIFORNIA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMI
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115
Owner name: MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711
Effective date: 20160115