US5815000A - Method for testing semiconductor dice with conventionally sized temporary packages - Google Patents
Method for testing semiconductor dice with conventionally sized temporary packages Download PDFInfo
- Publication number
- US5815000A US5815000A US08/580,687 US58068795A US5815000A US 5815000 A US5815000 A US 5815000A US 58068795 A US58068795 A US 58068795A US 5815000 A US5815000 A US 5815000A
- Authority
- US
- United States
- Prior art keywords
- die
- interconnect
- base
- recess
- cover
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0441—Details
- G01R1/0466—Details concerning contact pieces or mechanical details, e.g. hinges or cams; Shielding
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0483—Sockets for un-leaded IC's having matrix type contact fields, e.g. BGA or PGA devices; Sockets for unpackaged, naked chips
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2893—Handling, conveying or loading, e.g. belts, boats, vacuum fingers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0133—Elastomeric or compliant polymer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09481—Via in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0307—Providing micro- or nanometer scale roughness on a metal surface, e.g. by plating of nodules or dendrites
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0723—Electroplating, e.g. finish plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
- H05K3/0067—Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto an inorganic, non-metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
Definitions
- This invention relates generally to semiconductor manufacture and more particularly to an improved method and apparatus for packaging and testing semiconductor dice.
- a probe test is conducted at the wafer level to test the gross functionality of the dice. Following singulation of the wafer and packaging of the individual dice, full functionality and burn-in tests are performed on each of the packaged die. These tests are typically performed using standardized equipment that provides an electrical interface between the external contacts on the package (e.g., terminal leads) and test circuitry.
- burn-in ovens are adapted to hold a large number of packaged dice in a chamber with temperature cycling capability. During the burn-in test the integrated circuits are electrically tested at different temperatures.
- a burn-in board mountable within the chamber includes electrical connectors that mate with the external leads on the packaged dice to establish an electrical interconnection between the individually packaged dice and test circuitry.
- the burn-in board may include socket connectors.
- the burn-in board may include pogo pin connectors.
- burn-in boards are also standardized.
- one common semiconductor package for a single die is known as a small outline j-lead package (SOJ).
- SOJ small outline j-lead package
- a burn-in board for SOJ packages will include standardized sockets that mate with the j-leads for the packages.
- the spacing for the sockets will be such that a large number of packages can be mounted on a single board in a dense closely spaced array.
- DIP dual in-line
- ZIP zigzag in-line package
- a known good die is an unpackaged die that has been tested to a quality and reliability level equal to the packaged product.
- To certify a die as a known good die the unpackaged die must be burn-in tested. This has led to the development of test carriers that hold a single unpackaged die for burn-in and other tests.
- Each test carrier houses a die for testing and also provides the electrical interconnection between the die and external test circuitry. Exemplary test carriers are disclosed in U.S. Pat. No. 5,302,891 to Wood et al. and U.S. Pat. No. 5,408,190 to Wood et al.
- an object of the present invention to provide an improved method for packaging and testing semiconductor dice. It is another object of the present invention to provide a temporary package for a bare semiconductor die in which a temporary electrical connection can be made to the die for testing or other purposes. It is yet another object of the present invention to provide an improved method for testing semiconductor dice that uses a small outline temporary package and standard test equipment. It is a further object of the present invention to provide a temporary semiconductor package that has a JEDEC standard outline and JEDEC standard external contact configuration.
- an improved method for packaging and testing a semiconductor die comprises forming a temporary package for a bare semiconductor die having a standard outline and external lead configuration that matches a conventional semiconductor package, and then testing the die using the temporary package and standardized testing apparatus.
- the standard outline and external lead configuration of the temporary package permits standardized burn-in boards and automated package handling equipment to be used during a test procedure for known good die.
- the temporary package is formed in the configuration of a small outline j-bend (SOJ) plastic package.
- the temporary package includes a base, an interconnect and a force applying mechanism.
- the package base can be either plastic or ceramic.
- the package base is formed using a ceramic lamination process.
- the package base can also be formed of plastic using a 3-D injection molding process or either ceramic or plastic using a ceramic dip formation (Cerdip) process.
- the package base includes metallic conductors in electrical communication with external contacts formed as j-bend leads.
- the interconnect for the package is mounted to the base and wire bonded to the conductors formed on the package base.
- the interconnect is formed of silicon and includes conductive lines and raised contact members that contact and establish electrical communication with the bond pads on the die.
- the interconnect can also be formed with microbump contact members mounted on a plastic film similar to two layer TAB tape.
- the force applying mechanism for the package includes a pressure plate, a spring and a cover.
- the force applying mechanism functions to secure the die within the base and to maintain the die and interconnect in electrical contact.
- the force applying mechanism is secured to the base with a latching mechanism.
- Several different embodiments for the latching mechanism are disclosed including a sliding latch and a T-shaped latch.
- the pressure plate and spring are replaced by an elastomeric member.
- the package is assembled by optically aligning the die and the interconnect. Prior to the alignment procedure the interconnect is mounted within the package base by wire bonding. During the alignment procedure, the die and force applying mechanism of the package are held by an assembly tool. Flip chip optical alignment is used to align the bond pads on the die to the contact members on the interconnect. The assembly tool then places the die on the interconnect and attaches the force applying mechanism to the package base.
- the die is mounted circuit side up within the package. This arranges the bond pads for the die and the external leads for the package in a configuration that is identical to a conventional packaged die.
- FIG. 1 is an exploded perspective view of a package constructed in accordance with the invention
- FIG. 2 is a perspective view of the package
- FIG. 3 is a cross sectional view taken along section line 3--3 of FIG. 2;
- FIGS. 3A-3C are cross sectional views equivalent to FIG. 3 showing alternate embodiment packages
- FIG. 4 is a perspective view of the package base
- FIG. 5 is a perspective view of the interconnect wire bonded to the package base
- FIG. 6 is a plan view of the interconnect
- FIG. 7 is a cross sectional view taken along section line 7--7 of FIG. 6 showing a raised contact member on the interconnect electrically contacting a bond pad on the die;
- FIG. 7A is a cross sectional view equivalent to FIG. 7 of an alternate embodiment interconnect having a microbump contact member
- FIG. 8 is a schematic cross sectional view of an alternate embodiment package adapted to hold the die circuit side up.
- FIG. 1 an exploded perspective view of a temporary package 10 constructed in accordance with the invention is shown.
- the package 10 is adapted to hold a semiconductor die 12 and to establish a temporary electrical connection with the die 12 for testing and burn-in. Following the test procedure the die 12 can be removed from the package 10 and used as a known good die.
- the package 10 generally stated, includes a package base 14, an interconnect 16, and a force applying mechanism 18.
- the interconnect 16 establishes electrical communication between the package base 14 and the die 12.
- the force applying mechanism 18 secures the die 12 to the package base 14 and presses the die 12 against the interconnect 16.
- the force applying mechanism 18 includes a pressure plate 20, a spring 22 and a cover 24.
- the package 10 also includes a latching mechanism in the form of clips 26, 28 (FIG. 3) which secure the force applying mechanism 18 to the package base 14.
- FIG. 2 illustrates the assembled package 10.
- the package 10 has a size and rectangular shape that is substantially equivalent in size and shape to a conventional semiconductor package.
- the term conventional semiconductor package refers to a plastic or ceramic package having a size and external lead configuration that conforms to standards of a recognized industry standard setting body.
- These standard setting bodies can include:
- the package 10 is constructed as a small outline package with J-bend leads 38. This permits the package 10 to be burned-in using standardized burn-in equipment for a conventional small outline J-bend (SOJ) package.
- the standardized equipment can include an AMBYXTM intelligent burn-in and test system manufactured by Micron Systems Integration, Inc.
- the external dimensions and outline of the assembled package 10, as well as the dimensions and configuration of the leads 38, can be according to JEDEC standards.
- the package 10 can be formed with a width of from about 0.301 to 0.313 inches, a thickness of from about 0.105 to 0.109 inches and a length of from about 0.675 to 0.691 inches.
- the J-bend leads 38 can be formed with a minimum width of about 0.018 inches, on a pitch of about 0.048 to 0.052 inches and with a spacing between the center lines of the leads 38 on the opposite sides of the package 10 of about 0.260 to 0.275 inches.
- the package 10 can also be constructed with a standard outline and lead configuration equivalent to other conventional plastic or ceramic semiconductor packages.
- These package configurations can include:
- the die 12 is held within a recess 36 formed within the package base 14 and is sandwiched between the interconnect 16 and the cover 24.
- the interconnect 16 is mounted within a recess 34 formed within the package base 14.
- the pressure plate 20 overlies the die 12, and the spring 22 presses the pressure plate 20 and the die 12 against the interconnect 16.
- the clips 26, 28 attach to corresponding openings 30, 32 in the base 14 to secure the cover 24, spring 22 and pressure plate 20 of the force applying mechanism 18 and the die 12 within the package base 14.
- the clips 26, 28 can be formed of a flexible material such as spring steel, or plastic, and are shaped to exert a retention force on the cover 24.
- the cover 24 is recessed below the top surface of the package base 14. The outer peripheral size and outline of the package 10 are thus substantially determined by the outer peripheral size and outline of the package base 14.
- the cover 24, spring 22 and pressure plate 20 all include a central opening which are designated 48C, 48S and 48P respectively.
- the openings 48C, 48S and 48P are used during assembly and disassembly of the package 10. Specifically, the openings 48C, 48S and 48P permit the die 12 to be held by a vacuum tool (not shown) during optical alignment of the die 12 and interconnect 16 during assembly. In a similar manner a vacuum tool (not shown) can be used to disassemble the package 10.
- FIG. 3A illustrate an alternate embodiment package 10A.
- the alternate embodiment package 10A includes substantially the same elements as previously explained for package 10 which are denoted with an "A" suffix.
- the spring 22A is formed as a flat member and the pressure plate 20 (FIG. 3) is eliminated.
- the spring 22A can be a flat metal spring (e.g., wave spring) or can be formed of a resilient elastomeric material such as a silicone elastomer or polyimide material.
- the cover 24A includes a recess 50 which encloses the spring 22A and die 12.
- the cover 24A abuts a bottom surface of the recess 36A in the package base 14A and is retained by a pair of sliding clips 26A, 28A.
- the sliding clips 26A, 28A are slidably mounted to the base 14A and are formed in an S-shape to exert a retention force on the cover 24A.
- FIG. 3B illustrates an alternate embodiment package 10B that is substantially equivalent to package 10A.
- the clips 26B, 28B are formed as sliding member similar to clips 26A, 28A but in a U-shape.
- an alternate embodiment package 10C includes clips 26C, 28C that are adapted to pivot and latch over the cover 24C.
- the clips 26C, 28C have a generally T-bone shape cross sectional configuration and are pivotably mounted to channel like openings 30C and 32C in the base 10C. As such, the clips 26C, 28C can be pivoted to latch over the cover 24C.
- the cover 24C includes cut out portions 52, 54 for the clips 26C, 28C.
- the package base 14 is shown separately.
- the package base 14 is formed of an electrically insulating material such as plastic or ceramic and includes internal conductors 40 in electrical communication with the J-bend leads 38.
- the package base 14 includes the recess 34 for mounting the interconnect 16 and the recess 36 which houses the die 12 and force applying mechanism 18.
- the recesses 34 and 36 are enclosed on four sides and an end, and are open at one end.
- Another stepped recess 42 forms a bond shelf for wire bonding the interconnect 16 to the conductors 40 formed within the package base 14.
- the package base 14 also includes an indicator pocket 37 that can be used to indicate the orientation of the leads 38 with respect to the die 12 (i.e., pin #1 indicator package 10).
- the package base 14 is formed of a ceramic material such as alumina (Al 2 O 3 ) using a high temperature ceramic lamination process.
- a ceramic material such as alumina (Al 2 O 3 ) using a high temperature ceramic lamination process.
- a ceramic material such as alumina (Al 2 O 3 )
- a high temperature ceramic lamination process is described in U.S. patent application Ser. No. 08/398,309 filed Mar. 1, 1995, U.S. Pat. No. 5,519,332 which is incorporated herein by reference. Briefly, this process involves forming metallized circuits and metal filled vias on green sheets of ceramic and then sintering the sheets to form a unitary structure.
- the J-bend leads 38 can be formed of an underlying material such as nickel-iron or a copper based alloy, which may have a lead/tin on nickel gold plating. Depending on the material, the leads 38 can be soldered, welded, brazed or attached to the conductors 40 using
- the package base 14 can also be formed using a 3-D injection molding process out of a high temperature glass filled plastic. Such a process is described in U.S. Pat. No. 4,985,116 and in the above incorporated U.S. patent application Ser. No. 08/398,309, U.S. Pat. No. 5,519,332.
- Suitable plastics include polyetherimide (PEI), polyethersulfone (PES), polyarylsulfone (PAS), polyphenylene sulfide (PPS), liquid crystal polymer (LCP) and polyether-ether ketone (PPEK).
- PEI polyetherimide
- PES polyethersulfone
- PAS polyarylsulfone
- PPS polyphenylene sulfide
- LCP liquid crystal polymer
- PPEK polyether-ether ketone
- various circuit patterns are formed on different surfaces of the package base 14 and can be interconnected as required by filling the openings with a conductive metal.
- the J-bend leads 38 can be electrically attached to the conductive traces 40 by soldering, welding, brazing or conductive adhesives.
- the package base 14 can also be formed using a ceramic dip formation process (Cerdip).
- Cerdip ceramic dip formation process
- a Cerdip process a mixture of alumina lubricants and binders can be molded and sintered to form a monolithic package base 14.
- a metal lead frame can be bonded to the package base 14 using low temperature glasses to form the conductors 40 and J-bend leads 38.
- Another type of ceramic dip formation process uses a plastic rather than a ceramic body. Briefly, this Cerdip formation process pre-molds a plastic base which is then bonded to a leadframe. Conventional semiconductor packages formed using this process are sold by GTE Products Corporation, Warren, Pa. under the trademark QUADPACKTM.
- the interconnect 16 is shown electrically connected to the package base 14.
- the interconnect 16 includes bonding pads 56 that are wire bonded to the conductors 40 formed in the package base 14.
- the interconnect 16 also includes conductive traces 58 and raised contact members 60.
- the raised contact members 60 are adapted to contact and establish an electrical connection with the device bond pads 62 on the die 12.
- the raised contact members 60 include penetrating projections 70 formed as elongated blades adapted to penetrate the device bond pads 62 to a self limiting penetration depth.
- the interconnect 16 and raised contact members 60 can be formed by etching a silicon substrate 64.
- An insulating layer 66 and a conductive layer 68 formed on the substrate 64 overlie the raised contact members 60.
- the conductive layer 68 is in electrical communication with the conductive traces 58 which are wire bonded to bond wires 44. Alternately, in place of wire bonding, an electrical connection can be formed to the conductive traces 58 with slide contacts 44S.
- the interconnect 16 can also be formed with microbump contact members 60B and conductive traces 58B formed on a plastic film 72.
- the microbump contact members 60B and plastic film 72 can be similar to two layer TAB tape such as ASMAT manufactured by Nitto Denko.
- the plastic film 72 can be mounted to a substrate 64B such as silicon using a compliant adhesive layer 74.
- the compliant adhesive layer can be formed of a silicone elastomer, an epoxy or a polyimide material.
- the package 10 can be assembled using optical alignment techniques and aligner bonder tools used for flip chip bonding semiconductor dice.
- Flip chip bonding refers to a process wherein a semiconductor die is placed face down on a substrate, such as a printed circuit board, and the bond pads on the die are bonded to connection points on the substrate.
- Tools for flip chip bonding are sometimes referred to as aligner bonders.
- An aligner bonder and method of optical alignment for flip chip bonding are described in U.S. Pat. No. 4,899,921 to Bendat et al, entitled "Aligner Bonder". Such an aligner bonder is available from Research Devices of Piscataway, N.J.
- an aligner bonder may be modified to provide an assembly apparatus for use in assembling the package 10.
- the assembly apparatus includes an assembly tool (not shown) that is adapted to retain the force applying mechanism 18 (FIG. 1), die 12 and clips 26, 28 (FIG. 3).
- the components of the force applying mechanism 18 include openings 48C, 48S, 48P which allow a vacuum wand (not shown) of the assembly tool to hold the die 12.
- the bond pads 62 (FIG. 7) on the die 12 are aligned with the contact members 60 (FIG. 7) on the interconnect 16.
- the assembly tool then places the die 12 in contact with the interconnect 16 and secures the clips 26, 28 (FIG. 3) to the openings 30, 32 in the package base 14.
- the package 10 can be used to test the die 16. Testing can include full functionality as well as burn-in testing. Following the test procedure, the package 10 can be disassembled using an assembly tool (not shown) to remove the clips 26, 28 and force distribution mechanism 18 substantially as previously described for the assembly procedure.
- the alternate embodiment package 10I is substantially similar in construction to the package 10 previously described except that package base 14I is formed for mounting the die circuit side up with respect to the leads 38I.
- An interconnect (not shown) for the package 10I thus includes raised contact members that face downwardly in FIG. 8.
- the bond pads 62I on the die 12 are thus in the same position as the bond pads for a die in a conventional package.
- the leads 38I on the package 10I can thus exactly correspond to the input/output configuration as the leads for a conventional package. With this lead configuration a burn-in board or other testing equipment does not require modification to accommodate the lead configuration.
- the package 10I includes an elastomeric spring member 221 that maintains the die 12 in contact with the interconnect 16I substantially as previously described.
Abstract
Description
Claims (13)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/580,687 US5815000A (en) | 1991-06-04 | 1995-12-29 | Method for testing semiconductor dice with conventionally sized temporary packages |
TW085103796A TW357420B (en) | 1995-12-29 | 1996-04-01 | Method and apparatus for packaging and testing semiconductor dice |
SG1996009287A SG59989A1 (en) | 1995-12-29 | 1996-04-18 | Method and apparatus for packaging and testing semiconductor die |
KR1019960014779A KR100261942B1 (en) | 1995-12-29 | 1996-05-07 | Method for testing semiconductor device |
JP8113884A JP3072591B2 (en) | 1995-12-29 | 1996-05-08 | Method and apparatus for packaging and testing semiconductor dies |
US08/888,471 US6215322B1 (en) | 1991-06-04 | 1997-07-07 | Conventionally sized temporary package for testing semiconductor dice |
US09/093,357 US6222379B1 (en) | 1991-06-04 | 1998-06-08 | Conventionally sized temporary package for testing semiconductor dice |
KR1019990061816A KR100264907B1 (en) | 1995-12-29 | 1999-12-24 | Apparatus for testing semiconduc tor dice |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70985891A | 1991-06-04 | 1991-06-04 | |
US07/973,931 US5302891A (en) | 1991-06-04 | 1992-11-10 | Discrete die burn-in for non-packaged die |
US08/046,675 US5367253A (en) | 1991-06-04 | 1993-04-14 | Clamped carrier for testing of semiconductor dies |
US08/124,899 US5495179A (en) | 1991-06-04 | 1993-09-21 | Carrier having interchangeable substrate used for testing of semiconductor dies |
US08/345,064 US5541525A (en) | 1991-06-04 | 1994-11-14 | Carrier for testing an unpackaged semiconductor die |
US08/398,309 US5519332A (en) | 1991-06-04 | 1995-03-01 | Carrier for testing an unpackaged semiconductor die |
US08/580,687 US5815000A (en) | 1991-06-04 | 1995-12-29 | Method for testing semiconductor dice with conventionally sized temporary packages |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/398,309 Continuation-In-Part US5519332A (en) | 1991-06-04 | 1995-03-01 | Carrier for testing an unpackaged semiconductor die |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/888,471 Division US6215322B1 (en) | 1991-06-04 | 1997-07-07 | Conventionally sized temporary package for testing semiconductor dice |
US09/093,357 Division US6222379B1 (en) | 1991-06-04 | 1998-06-08 | Conventionally sized temporary package for testing semiconductor dice |
Publications (1)
Publication Number | Publication Date |
---|---|
US5815000A true US5815000A (en) | 1998-09-29 |
Family
ID=46202828
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/580,687 Expired - Lifetime US5815000A (en) | 1991-06-04 | 1995-12-29 | Method for testing semiconductor dice with conventionally sized temporary packages |
US08/888,471 Expired - Fee Related US6215322B1 (en) | 1991-06-04 | 1997-07-07 | Conventionally sized temporary package for testing semiconductor dice |
US09/093,357 Expired - Fee Related US6222379B1 (en) | 1991-06-04 | 1998-06-08 | Conventionally sized temporary package for testing semiconductor dice |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/888,471 Expired - Fee Related US6215322B1 (en) | 1991-06-04 | 1997-07-07 | Conventionally sized temporary package for testing semiconductor dice |
US09/093,357 Expired - Fee Related US6222379B1 (en) | 1991-06-04 | 1998-06-08 | Conventionally sized temporary package for testing semiconductor dice |
Country Status (1)
Country | Link |
---|---|
US (3) | US5815000A (en) |
Cited By (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5915977A (en) * | 1997-06-02 | 1999-06-29 | Micron Technology, Inc. | System and interconnect for making temporary electrical connections with bumped semiconductor components |
US5949241A (en) * | 1996-02-20 | 1999-09-07 | Micron Technology, Inc. | Method for testing interconnects and semiconductor dice |
US5982185A (en) * | 1996-07-01 | 1999-11-09 | Micron Technology, Inc. | Direct connect carrier for testing semiconductor dice and method of fabrication |
US6022750A (en) * | 1996-05-01 | 2000-02-08 | Micron Technology, Inc. | Method for fabricating semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US6025728A (en) * | 1997-04-25 | 2000-02-15 | Micron Technology, Inc. | Semiconductor package with wire bond protective member |
US6025731A (en) * | 1997-03-21 | 2000-02-15 | Micron Technology, Inc. | Hybrid interconnect and system for testing semiconductor dice |
US6025730A (en) * | 1997-03-17 | 2000-02-15 | Micron Technology, Inc. | Direct connect interconnect for testing semiconductor dice and wafers |
US6040702A (en) * | 1997-07-03 | 2000-03-21 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6060894A (en) * | 1997-03-03 | 2000-05-09 | Micron Technology, Inc. | Temporary package, method and system for testing semiconductor dice having backside electrodes |
US6060893A (en) * | 1991-06-04 | 2000-05-09 | Micron Technology, Inc. | Carrier having slide connectors for testing unpackaged semiconductor dice |
US6091250A (en) * | 1991-06-04 | 2000-07-18 | Micron Technology, Inc. | Discrete die burn-in for nonpackaged die |
US6090634A (en) * | 1997-06-26 | 2000-07-18 | Nec Corporation | Failure analysis apparatus of semiconductor integrated circuits and method thereof |
US6091252A (en) * | 1997-03-25 | 2000-07-18 | Micron Technolopgy, Inc. | Method, apparatus and system for testing bumped semiconductor components |
US6094058A (en) * | 1991-06-04 | 2000-07-25 | Micron Technology, Inc. | Temporary semiconductor package having dense array external contacts |
US6107109A (en) * | 1997-12-18 | 2000-08-22 | Micron Technology, Inc. | Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate |
US6105846A (en) * | 1998-04-02 | 2000-08-22 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6114240A (en) * | 1997-12-18 | 2000-09-05 | Micron Technology, Inc. | Method for fabricating semiconductor components using focused laser beam |
US6114865A (en) * | 1999-04-21 | 2000-09-05 | Semiconductor Diagnostics, Inc. | Device for electrically contacting a floating semiconductor wafer having an insulating film |
US6130148A (en) * | 1997-12-12 | 2000-10-10 | Farnworth; Warren M. | Interconnect for semiconductor components and method of fabrication |
US6188232B1 (en) | 1996-12-31 | 2001-02-13 | Micron Technology, Inc. | Temporary package, system, and method for testing semiconductor dice and chip scale packages |
US6208157B1 (en) | 1997-08-22 | 2001-03-27 | Micron Technology, Inc. | Method for testing semiconductor components |
US6215322B1 (en) | 1991-06-04 | 2001-04-10 | Micron Technology, Inc. | Conventionally sized temporary package for testing semiconductor dice |
US6222280B1 (en) | 1999-03-22 | 2001-04-24 | Micron Technology, Inc. | Test interconnect for semiconductor components having bumped and planar contacts |
US6242932B1 (en) | 1999-02-19 | 2001-06-05 | Micron Technology, Inc. | Interposer for semiconductor components having contact balls |
US6242931B1 (en) | 1999-05-03 | 2001-06-05 | Micron Technology, Inc. | Flexible semiconductor interconnect fabricated by backside thinning |
US6255833B1 (en) | 1997-03-04 | 2001-07-03 | Micron Technology, Inc. | Method for testing semiconductor dice and chip scale packages |
US6258609B1 (en) | 1996-09-30 | 2001-07-10 | Micron Technology, Inc. | Method and system for making known good semiconductor dice |
US6278286B1 (en) | 1997-08-22 | 2001-08-21 | Micron Technology, Inc. | Interconnect and system for making temporary electrical connections to semiconductor components |
US6285202B1 (en) | 1999-02-19 | 2001-09-04 | Micron Technology, Inc. | Test carrier with force applying mechanism guide and terminal contact protector |
US6285203B1 (en) | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US6297653B1 (en) | 1999-06-28 | 2001-10-02 | Micron Technology, Inc. | Interconnect and carrier with resistivity measuring contacts for testing semiconductor components |
US6297660B2 (en) | 1999-01-13 | 2001-10-02 | Micron Technology, Inc. | Test carrier with variable force applying mechanism for testing semiconductor components |
US6310484B1 (en) | 1996-04-01 | 2001-10-30 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US6320397B1 (en) | 1991-06-04 | 2001-11-20 | Micron Technology, Inc. | Molded plastic carrier for testing semiconductor dice |
US6353326B2 (en) | 1998-08-28 | 2002-03-05 | Micron Technology, Inc. | Test carrier with molded interconnect for testing semiconductor components |
US6362637B2 (en) | 1996-12-31 | 2002-03-26 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers including base with contact members and terminal contacts |
US6369600B2 (en) | 1998-07-06 | 2002-04-09 | Micron Technology, Inc. | Test carrier for testing semiconductor components including interconnect with support members for preventing component flexure |
US6373268B1 (en) | 1999-05-10 | 2002-04-16 | Intel Corporation | Test handling method and equipment for conjoined integrated circuit dice |
US6388458B1 (en) * | 1998-01-20 | 2002-05-14 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of making |
US6396291B1 (en) | 1999-04-23 | 2002-05-28 | Micron Technology, Inc. | Method for testing semiconductor components |
US6414506B2 (en) | 1993-09-03 | 2002-07-02 | Micron Technology, Inc. | Interconnect for testing semiconductor dice having raised bond pads |
US6420789B1 (en) | 2000-05-16 | 2002-07-16 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6437591B1 (en) | 1999-03-25 | 2002-08-20 | Micron Technology, Inc. | Test interconnect for bumped semiconductor components and method of fabrication |
US6445201B1 (en) * | 1999-08-17 | 2002-09-03 | Nec Machinery Corporation | IC package testing device and method for testing IC package using the same |
US6448801B2 (en) * | 1998-06-05 | 2002-09-10 | Advanced Micro Devices, Inc. | Method and device for supporting flip chip circuitry in analysis |
WO2002075328A1 (en) * | 2001-03-19 | 2002-09-26 | Advanced Micro Devices, Inc. | Test contact mechanism |
US20030042581A1 (en) * | 2001-08-29 | 2003-03-06 | Fee Setho Sing | Packaged microelectronic devices and methods of forming same |
US6556030B1 (en) | 1999-09-01 | 2003-04-29 | Micron Technology, Inc. | Method of forming an electrical contact |
US20030080408A1 (en) * | 1997-12-18 | 2003-05-01 | Farnworth Warren M. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
US6558600B1 (en) | 2000-05-04 | 2003-05-06 | Micron Technology, Inc. | Method for packaging microelectronic substrates |
US20030104654A1 (en) * | 2000-06-28 | 2003-06-05 | Farnworth Warren M. | Recessed encapsulated microelectronic devices and methods for formation |
US20030141885A1 (en) * | 2000-03-23 | 2003-07-31 | Salman Akram | Interposer and methods for fabricating same |
US6622380B1 (en) | 2002-02-12 | 2003-09-23 | Micron Technology, Inc. | Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards |
US6634538B2 (en) | 1998-04-02 | 2003-10-21 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6639416B1 (en) | 1996-07-02 | 2003-10-28 | Micron Technology, Inc. | Method and apparatus for testing semiconductor dice |
US6653173B2 (en) | 2000-06-16 | 2003-11-25 | Micron Technology, Inc. | Method and apparatus for packaging a microelectronic die |
US6656754B1 (en) * | 1998-06-01 | 2003-12-02 | Micron Technology, Inc. | Method of forming a semiconductor chip carrier |
US20030227339A1 (en) * | 2002-06-06 | 2003-12-11 | Toshikatsu Makuta | Surface-mount crystal oscillator |
US20030237061A1 (en) * | 2002-06-19 | 2003-12-25 | Formfactor, Inc. | Test method for yielding a known good die |
US20040029425A1 (en) * | 2002-08-06 | 2004-02-12 | Yean Tay Wuu | Temporary, conformable contacts for microelectronic components |
US20040026773A1 (en) * | 2002-08-08 | 2004-02-12 | Koon Eng Meow | Packaged microelectronic components |
US20040031621A1 (en) * | 2002-08-19 | 2004-02-19 | Heng Puah Kia | Packaged microelectronic component assemblies |
US20040036490A1 (en) * | 2002-08-26 | 2004-02-26 | Ralph Schaeffer | Selectively configurable probe structures, e.g., for testing microelectronic components |
US20040040149A1 (en) * | 2002-08-29 | 2004-03-04 | Wood Alan G. | Probe card , e.g., for testing microelectronic components, and methods for making same |
US6703640B1 (en) * | 1998-01-20 | 2004-03-09 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of attaching |
US6720574B2 (en) | 1997-10-03 | 2004-04-13 | Texas Instruments Incorporated | Method of testing a semiconductor chip |
US20040100772A1 (en) * | 2002-11-22 | 2004-05-27 | Chye Lim Thiam | Packaged microelectronic component assemblies |
US20040174176A1 (en) * | 2003-03-06 | 2004-09-09 | Kirby Kyle K. | Semiconductor interconnect having semiconductor spring contacts, test systems incorporating the interconnect and test methods using the interconnect |
US20040179931A1 (en) * | 1999-10-19 | 2004-09-16 | Peterson Darin L. | Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectronic devices |
US6796028B2 (en) | 2000-08-23 | 2004-09-28 | Micron Technology, Inc. | Method of Interconnecting substrates for electrical coupling of microelectronic components |
US20040188824A1 (en) * | 1997-12-18 | 2004-09-30 | Salman Akram | Semiconductor interconnect having laser machined contacts |
US6819127B1 (en) | 1999-02-19 | 2004-11-16 | Micron Technology, Inc. | Method for testing semiconductor components using interposer |
US20040248431A1 (en) * | 2003-06-06 | 2004-12-09 | Fang-Jwu Liao | Land grid array connector assembly with pick up cap |
US6838760B1 (en) | 2000-08-28 | 2005-01-04 | Micron Technology, Inc. | Packaged microelectronic devices with interconnecting units |
US20050014401A1 (en) * | 2003-07-18 | 2005-01-20 | Hao-Yun Ma | Pick up cap for LGA connector assembly |
US20050012221A1 (en) * | 2003-07-14 | 2005-01-20 | Kirby Kyle K. | Semiconductor interconnect having conductive spring contacts, method of fabrication, and test systems incorporating the interconnect |
US20050046431A1 (en) * | 2003-09-03 | 2005-03-03 | Kirby Kyle K. | Probe card for use with microelectronic components,and methods for making same |
US20050134299A1 (en) * | 2003-12-22 | 2005-06-23 | Cram Daniel P. | System and apparatus for testing packaged devices and related methods |
US20050206401A1 (en) * | 2004-03-22 | 2005-09-22 | Caldwell John L | Test sockets, test systems, and methods for testing microfeature devices |
US20050277279A1 (en) * | 2004-06-14 | 2005-12-15 | Shijian Luo | Microfeature devices and methods for manufacturing microfeature devices |
US6979595B1 (en) | 2000-08-24 | 2005-12-27 | Micron Technology, Inc. | Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices |
US20060028222A1 (en) * | 1999-03-10 | 2006-02-09 | Farnworth Warren M | Interconnect for bumped semiconductor components |
US6998860B1 (en) | 1991-06-04 | 2006-02-14 | Micron Technology, Inc. | Method for burn-in testing semiconductor dice |
US20070045808A1 (en) * | 1998-07-06 | 2007-03-01 | Farnworth Warren M | Test carrier for semiconductor components having conductors defined by grooves |
US20070045797A1 (en) * | 2005-08-24 | 2007-03-01 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US20070045875A1 (en) * | 2005-08-30 | 2007-03-01 | Micron Technology, Inc. | Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods |
US20070178667A1 (en) * | 2006-01-31 | 2007-08-02 | Stats Chippac Ltd. | Wafer level chip scale package system |
US7259451B2 (en) | 2003-08-29 | 2007-08-21 | Micron Technology, Inc. | Invertible microfeature device packages |
US20090273359A1 (en) * | 2008-05-02 | 2009-11-05 | Micron Technology, Inc. | Electrical testing apparatus having masked sockets and associated systems and methods |
US7671459B2 (en) | 2006-02-08 | 2010-03-02 | Micron Technologies, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US7833456B2 (en) | 2007-02-23 | 2010-11-16 | Micron Technology, Inc. | Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece |
US7910385B2 (en) | 2006-05-12 | 2011-03-22 | Micron Technology, Inc. | Method of fabricating microelectronic devices |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6208156B1 (en) * | 1998-09-03 | 2001-03-27 | Micron Technology, Inc. | Test carrier for packaging semiconductor components having contact balls and calibration carrier for calibrating semiconductor test systems |
US6175241B1 (en) | 1999-02-19 | 2001-01-16 | Micron Technology, Inc. | Test carrier with decoupling capacitors for testing semiconductor components |
US6563213B1 (en) | 1999-10-18 | 2003-05-13 | Intel Corporation | Integrated circuit heat sink support and retention mechanism |
US7033920B1 (en) * | 2000-01-10 | 2006-04-25 | Micron Technology, Inc. | Method for fabricating a silicon carbide interconnect for semiconductor components |
US6975030B1 (en) | 2000-01-10 | 2005-12-13 | Micron Technology, Inc. | Silicon carbide contact for semiconductor components |
US6563215B1 (en) | 2000-01-10 | 2003-05-13 | Micron Technology, Inc. | Silicon carbide interconnect for semiconductor components and method of fabrication |
KR100444169B1 (en) * | 2001-12-28 | 2004-08-11 | 동부전자 주식회사 | ceramic package for test |
US7126228B2 (en) * | 2003-04-23 | 2006-10-24 | Micron Technology, Inc. | Apparatus for processing semiconductor devices in a singulated form |
TW201330332A (en) * | 2012-01-02 | 2013-07-16 | Lextar Electronics Corp | Solid-state light-emitting device and solid-state light-emitting package thereof |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4169642A (en) * | 1976-09-16 | 1979-10-02 | E. I. Du Pont De Nemours And Company | Integrated circuit connector |
US4597617A (en) * | 1984-03-19 | 1986-07-01 | Tektronix, Inc. | Pressure interconnect package for integrated circuits |
US4783719A (en) * | 1987-01-20 | 1988-11-08 | Hughes Aircraft Company | Test connector for electrical devices |
US4899921A (en) * | 1988-10-28 | 1990-02-13 | The American Optical Corporation | Aligner bonder |
US5006792A (en) * | 1989-03-30 | 1991-04-09 | Texas Instruments Incorporated | Flip-chip test socket adaptor and method |
US5073117A (en) * | 1989-03-30 | 1991-12-17 | Texas Instruments Incorporated | Flip-chip test socket adaptor and method |
US5088190A (en) * | 1990-08-30 | 1992-02-18 | Texas Instruments Incorporated | Method of forming an apparatus for burn in testing of integrated circuit chip |
US5123850A (en) * | 1990-04-06 | 1992-06-23 | Texas Instruments Incorporated | Non-destructive burn-in test socket for integrated circuit die |
US5302891A (en) * | 1991-06-04 | 1994-04-12 | Micron Technology, Inc. | Discrete die burn-in for non-packaged die |
US5367253A (en) * | 1991-06-04 | 1994-11-22 | Micron Semiconductor, Inc. | Clamped carrier for testing of semiconductor dies |
US5397245A (en) * | 1993-10-29 | 1995-03-14 | Texas Instruments Incorporated | Non-destructive interconnect system for semiconductor devices |
US5408190A (en) * | 1991-06-04 | 1995-04-18 | Micron Technology, Inc. | Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die |
US5419807A (en) * | 1993-09-03 | 1995-05-30 | Micron Technology, Inc. | Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability |
US5451165A (en) * | 1994-07-27 | 1995-09-19 | Minnesota Mining And Manufacturing Company | Temporary package for bare die test and burn-in |
US5456404A (en) * | 1993-10-28 | 1995-10-10 | Digital Equipment Corporation | Method of testing semiconductor chips with reusable test package |
US5483174A (en) * | 1992-06-10 | 1996-01-09 | Micron Technology, Inc. | Temporary connection of semiconductor die using optical alignment techniques |
US5483741A (en) * | 1993-09-03 | 1996-01-16 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
US5495179A (en) * | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US5519332A (en) * | 1991-06-04 | 1996-05-21 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5530376A (en) * | 1993-08-25 | 1996-06-25 | Sunright Limited | Reusable carrier for burn-in/testing of non packaged die |
US5541525A (en) * | 1991-06-04 | 1996-07-30 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5543725A (en) * | 1993-08-25 | 1996-08-06 | Sunright Limited | Reusable carrier for burn-in/testing on non packaged die |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4937653A (en) * | 1988-07-21 | 1990-06-26 | American Telephone And Telegraph Company | Semiconductor integrated circuit chip-to-chip interconnection scheme |
US5634267A (en) | 1991-06-04 | 1997-06-03 | Micron Technology, Inc. | Method and apparatus for manufacturing known good semiconductor die |
US4899107A (en) * | 1988-09-30 | 1990-02-06 | Micron Technology, Inc. | Discrete die burn-in for nonpackaged die |
US5440240A (en) | 1991-06-04 | 1995-08-08 | Micron Technology, Inc. | Z-axis interconnect for discrete die burn-in for nonpackaged die |
US4969828A (en) | 1989-05-17 | 1990-11-13 | Amp Incorporated | Electrical socket for TAB IC's |
US5815000A (en) | 1991-06-04 | 1998-09-29 | Micron Technology, Inc. | Method for testing semiconductor dice with conventionally sized temporary packages |
US6094058A (en) | 1991-06-04 | 2000-07-25 | Micron Technology, Inc. | Temporary semiconductor package having dense array external contacts |
US5691649A (en) | 1991-06-04 | 1997-11-25 | Micron Technology, Inc. | Carrier having slide connectors for testing unpackaged semiconductor dice |
US5578934A (en) | 1991-06-04 | 1996-11-26 | Micron Technology, Inc. | Method and apparatus for testing unpackaged semiconductor dice |
US5572140A (en) * | 1993-08-25 | 1996-11-05 | Sunright Limited | Reusable carrier for burn-in/testing on non packaged die |
US5326428A (en) * | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
KR950013605B1 (en) | 1993-11-20 | 1995-11-13 | 삼성전자주식회사 | Holding device of burn-in test chip |
US5739050A (en) | 1996-01-26 | 1998-04-14 | Micron Technology, Inc. | Method and apparatus for assembling a semiconductor package for testing |
US5742169A (en) | 1996-02-20 | 1998-04-21 | Micron Technology, Inc. | Apparatus for testing interconnects for semiconductor dice |
US5982185A (en) | 1996-07-01 | 1999-11-09 | Micron Technology, Inc. | Direct connect carrier for testing semiconductor dice and method of fabrication |
US5929647A (en) | 1996-07-02 | 1999-07-27 | Micron Technology, Inc. | Method and apparatus for testing semiconductor dice |
US5783461A (en) | 1996-10-03 | 1998-07-21 | Micron Technology, Inc. | Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication |
US5834945A (en) | 1996-12-31 | 1998-11-10 | Micron Technology, Inc. | High speed temporary package and interconnect for testing semiconductor dice and method of fabrication |
US6072323A (en) | 1997-03-03 | 2000-06-06 | Micron Technology, Inc. | Temporary package, and method system for testing semiconductor dice having backside electrodes |
USD401567S (en) | 1997-04-25 | 1998-11-24 | Micron Technology, Inc. | Temporary package for semiconductor dice |
USD394844S (en) | 1997-04-25 | 1998-06-02 | Micron Technology, Inc. | Temporary package for semiconductor dice |
USD402638S (en) | 1997-04-25 | 1998-12-15 | Micron Technology, Inc. | Temporary package for semiconductor dice |
-
1995
- 1995-12-29 US US08/580,687 patent/US5815000A/en not_active Expired - Lifetime
-
1997
- 1997-07-07 US US08/888,471 patent/US6215322B1/en not_active Expired - Fee Related
-
1998
- 1998-06-08 US US09/093,357 patent/US6222379B1/en not_active Expired - Fee Related
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4169642A (en) * | 1976-09-16 | 1979-10-02 | E. I. Du Pont De Nemours And Company | Integrated circuit connector |
US4597617A (en) * | 1984-03-19 | 1986-07-01 | Tektronix, Inc. | Pressure interconnect package for integrated circuits |
US4783719A (en) * | 1987-01-20 | 1988-11-08 | Hughes Aircraft Company | Test connector for electrical devices |
US4899921A (en) * | 1988-10-28 | 1990-02-13 | The American Optical Corporation | Aligner bonder |
US5006792A (en) * | 1989-03-30 | 1991-04-09 | Texas Instruments Incorporated | Flip-chip test socket adaptor and method |
US5073117A (en) * | 1989-03-30 | 1991-12-17 | Texas Instruments Incorporated | Flip-chip test socket adaptor and method |
US5123850A (en) * | 1990-04-06 | 1992-06-23 | Texas Instruments Incorporated | Non-destructive burn-in test socket for integrated circuit die |
US5088190A (en) * | 1990-08-30 | 1992-02-18 | Texas Instruments Incorporated | Method of forming an apparatus for burn in testing of integrated circuit chip |
US5302891A (en) * | 1991-06-04 | 1994-04-12 | Micron Technology, Inc. | Discrete die burn-in for non-packaged die |
US5367253A (en) * | 1991-06-04 | 1994-11-22 | Micron Semiconductor, Inc. | Clamped carrier for testing of semiconductor dies |
US5541525A (en) * | 1991-06-04 | 1996-07-30 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5408190A (en) * | 1991-06-04 | 1995-04-18 | Micron Technology, Inc. | Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die |
US5519332A (en) * | 1991-06-04 | 1996-05-21 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5495179A (en) * | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US5483174A (en) * | 1992-06-10 | 1996-01-09 | Micron Technology, Inc. | Temporary connection of semiconductor die using optical alignment techniques |
US5530376A (en) * | 1993-08-25 | 1996-06-25 | Sunright Limited | Reusable carrier for burn-in/testing of non packaged die |
US5543725A (en) * | 1993-08-25 | 1996-08-06 | Sunright Limited | Reusable carrier for burn-in/testing on non packaged die |
US5483741A (en) * | 1993-09-03 | 1996-01-16 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
US5419807A (en) * | 1993-09-03 | 1995-05-30 | Micron Technology, Inc. | Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability |
US5456404A (en) * | 1993-10-28 | 1995-10-10 | Digital Equipment Corporation | Method of testing semiconductor chips with reusable test package |
US5397245A (en) * | 1993-10-29 | 1995-03-14 | Texas Instruments Incorporated | Non-destructive interconnect system for semiconductor devices |
US5451165A (en) * | 1994-07-27 | 1995-09-19 | Minnesota Mining And Manufacturing Company | Temporary package for bare die test and burn-in |
Non-Patent Citations (2)
Title |
---|
Nakano, M.; Disclosure No. HEI 3 69131; J Tech Translations, 24 Pear Tree Lane, Terre Haute, IN 47803; no date; (This is a translation of unexamined Japanese Patent Application No. 3 69131 published Mar. 25, 1991.). * |
Nakano, M.; Disclosure No. HEI 3-69131; J-Tech Translations, 24 Pear Tree Lane, Terre Haute, IN 47803; no date; (This is a translation of unexamined Japanese Patent Application No. 3-69131 published Mar. 25, 1991.). |
Cited By (269)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6091250A (en) * | 1991-06-04 | 2000-07-18 | Micron Technology, Inc. | Discrete die burn-in for nonpackaged die |
US6215322B1 (en) | 1991-06-04 | 2001-04-10 | Micron Technology, Inc. | Conventionally sized temporary package for testing semiconductor dice |
US6094058A (en) * | 1991-06-04 | 2000-07-25 | Micron Technology, Inc. | Temporary semiconductor package having dense array external contacts |
US6320397B1 (en) | 1991-06-04 | 2001-11-20 | Micron Technology, Inc. | Molded plastic carrier for testing semiconductor dice |
US6091251A (en) * | 1991-06-04 | 2000-07-18 | Wood; Alan G. | Discrete die burn-in for nonpackaged die |
US6392429B1 (en) | 1991-06-04 | 2002-05-21 | Micron Technology, Inc. | Temporary semiconductor package having dense array external contacts |
US6998860B1 (en) | 1991-06-04 | 2006-02-14 | Micron Technology, Inc. | Method for burn-in testing semiconductor dice |
US6222379B1 (en) | 1991-06-04 | 2001-04-24 | Micron Technology, Inc. | Conventionally sized temporary package for testing semiconductor dice |
US6060893A (en) * | 1991-06-04 | 2000-05-09 | Micron Technology, Inc. | Carrier having slide connectors for testing unpackaged semiconductor dice |
US6414506B2 (en) | 1993-09-03 | 2002-07-02 | Micron Technology, Inc. | Interconnect for testing semiconductor dice having raised bond pads |
US5949241A (en) * | 1996-02-20 | 1999-09-07 | Micron Technology, Inc. | Method for testing interconnects and semiconductor dice |
US6310484B1 (en) | 1996-04-01 | 2001-10-30 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US6982564B2 (en) | 1996-04-01 | 2006-01-03 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US20060181294A1 (en) * | 1996-04-01 | 2006-08-17 | Salman Akram | System for testing semiconductor components having interconnect with variable flexure contacts |
US6498503B2 (en) | 1996-04-01 | 2002-12-24 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US7259578B2 (en) | 1996-04-01 | 2007-08-21 | Micron Technology, Inc. | System for testing semiconductor components having interconnect with variable flexure contacts |
US20030090282A1 (en) * | 1996-04-01 | 2003-05-15 | Salman Akram | Semiconductor test interconnect with variable flexure contacts |
US7129725B2 (en) | 1996-04-01 | 2006-10-31 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts having polymer material |
US6022750A (en) * | 1996-05-01 | 2000-02-08 | Micron Technology, Inc. | Method for fabricating semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US5982185A (en) * | 1996-07-01 | 1999-11-09 | Micron Technology, Inc. | Direct connect carrier for testing semiconductor dice and method of fabrication |
US6639416B1 (en) | 1996-07-02 | 2003-10-28 | Micron Technology, Inc. | Method and apparatus for testing semiconductor dice |
US6258609B1 (en) | 1996-09-30 | 2001-07-10 | Micron Technology, Inc. | Method and system for making known good semiconductor dice |
US6383825B1 (en) | 1996-09-30 | 2002-05-07 | Micron Technology, Inc. | Method and system for testing semiconductor dice, semiconductor packages and semiconductor wafers |
US6188232B1 (en) | 1996-12-31 | 2001-02-13 | Micron Technology, Inc. | Temporary package, system, and method for testing semiconductor dice and chip scale packages |
US6362637B2 (en) | 1996-12-31 | 2002-03-26 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers including base with contact members and terminal contacts |
US6060894A (en) * | 1997-03-03 | 2000-05-09 | Micron Technology, Inc. | Temporary package, method and system for testing semiconductor dice having backside electrodes |
US6072323A (en) * | 1997-03-03 | 2000-06-06 | Micron Technology, Inc. | Temporary package, and method system for testing semiconductor dice having backside electrodes |
US6255833B1 (en) | 1997-03-04 | 2001-07-03 | Micron Technology, Inc. | Method for testing semiconductor dice and chip scale packages |
US6204678B1 (en) | 1997-03-17 | 2001-03-20 | Micron Technology, Inc. | Direct connect interconnect for testing semiconductor dice and wafers |
US6025730A (en) * | 1997-03-17 | 2000-02-15 | Micron Technology, Inc. | Direct connect interconnect for testing semiconductor dice and wafers |
US6025731A (en) * | 1997-03-21 | 2000-02-15 | Micron Technology, Inc. | Hybrid interconnect and system for testing semiconductor dice |
US7049840B1 (en) | 1997-03-21 | 2006-05-23 | Micron Technology, Inc. | Hybrid interconnect and system for testing semiconductor dice |
US6091252A (en) * | 1997-03-25 | 2000-07-18 | Micron Technolopgy, Inc. | Method, apparatus and system for testing bumped semiconductor components |
US6255840B1 (en) | 1997-04-25 | 2001-07-03 | Micron Technology, Inc. | Semiconductor package with wire bond protective member |
US6025728A (en) * | 1997-04-25 | 2000-02-15 | Micron Technology, Inc. | Semiconductor package with wire bond protective member |
US5915977A (en) * | 1997-06-02 | 1999-06-29 | Micron Technology, Inc. | System and interconnect for making temporary electrical connections with bumped semiconductor components |
US6090634A (en) * | 1997-06-26 | 2000-07-18 | Nec Corporation | Failure analysis apparatus of semiconductor integrated circuits and method thereof |
US6040702A (en) * | 1997-07-03 | 2000-03-21 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6313651B1 (en) | 1997-07-03 | 2001-11-06 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6208157B1 (en) | 1997-08-22 | 2001-03-27 | Micron Technology, Inc. | Method for testing semiconductor components |
US6278286B1 (en) | 1997-08-22 | 2001-08-21 | Micron Technology, Inc. | Interconnect and system for making temporary electrical connections to semiconductor components |
US6329829B1 (en) | 1997-08-22 | 2001-12-11 | Micron Technology, Inc. | Interconnect and system for making temporary electrical connections to semiconductor components |
US6529026B1 (en) | 1997-08-22 | 2003-03-04 | Micron Technology, Inc. | Method for fabricating an interconnect for making temporary electrical connections to semiconductor components |
US7898275B1 (en) * | 1997-10-03 | 2011-03-01 | Texas Instruments Incorporated | Known good die using existing process infrastructure |
US6720574B2 (en) | 1997-10-03 | 2004-04-13 | Texas Instruments Incorporated | Method of testing a semiconductor chip |
US6130148A (en) * | 1997-12-12 | 2000-10-10 | Farnworth; Warren M. | Interconnect for semiconductor components and method of fabrication |
US6333555B1 (en) | 1997-12-12 | 2001-12-25 | Micron Technology, Inc. | Interconnect for semiconductor components and method of fabrication |
US20040188824A1 (en) * | 1997-12-18 | 2004-09-30 | Salman Akram | Semiconductor interconnect having laser machined contacts |
US6114240A (en) * | 1997-12-18 | 2000-09-05 | Micron Technology, Inc. | Method for fabricating semiconductor components using focused laser beam |
US6107109A (en) * | 1997-12-18 | 2000-08-22 | Micron Technology, Inc. | Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate |
US6620731B1 (en) | 1997-12-18 | 2003-09-16 | Micron Technology, Inc. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
US20030080408A1 (en) * | 1997-12-18 | 2003-05-01 | Farnworth Warren M. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
US6903443B2 (en) | 1997-12-18 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component and interconnect having conductive members and contacts on opposing sides |
US20050101037A1 (en) * | 1997-12-18 | 2005-05-12 | Farnworth Warren M. | Test system with interconnect having conductive members and contacts on opposing sides |
US6833613B1 (en) | 1997-12-18 | 2004-12-21 | Micron Technology, Inc. | Stacked semiconductor package having laser machined contacts |
US6952054B2 (en) | 1997-12-18 | 2005-10-04 | Micron Technology, Inc. | Semiconductor package having interconnect with conductive members |
US6294837B1 (en) | 1997-12-18 | 2001-09-25 | Micron Technology, Inc. | Semiconductor interconnect having laser machined contacts |
US20060115932A1 (en) * | 1997-12-18 | 2006-06-01 | Farnworth Warren M | Method for fabricating semiconductor components with conductive vias |
US6998344B2 (en) | 1997-12-18 | 2006-02-14 | Micron Technology, Inc. | Method for fabricating semiconductor components by forming conductive members using solder |
US6400172B1 (en) | 1997-12-18 | 2002-06-04 | Micron Technology, Inc. | Semiconductor components having lasered machined conductive vias |
US6456100B1 (en) * | 1998-01-20 | 2002-09-24 | Micron Technology, Inc. | Apparatus for attaching to a semiconductor |
US7011532B2 (en) | 1998-01-20 | 2006-03-14 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of making |
US6388458B1 (en) * | 1998-01-20 | 2002-05-14 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of making |
US6939145B2 (en) | 1998-01-20 | 2005-09-06 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of making |
US6703640B1 (en) * | 1998-01-20 | 2004-03-09 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of attaching |
US20050191876A1 (en) * | 1998-01-20 | 2005-09-01 | Hembree David R. | Spring element for use in an apparatus for attaching to a semiconductor and a method of making |
US6598290B2 (en) | 1998-01-20 | 2003-07-29 | Micron Technology, Inc. | Method of making a spring element for use in an apparatus for attaching to a semiconductor |
US6806493B1 (en) | 1998-01-20 | 2004-10-19 | Micron Technology, Inc. | Spring element for use in an apparatus for attaching to a semiconductor and a method of attaching |
US6921017B2 (en) | 1998-04-02 | 2005-07-26 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6634538B2 (en) | 1998-04-02 | 2003-10-21 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6588649B2 (en) | 1998-04-02 | 2003-07-08 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6138891A (en) * | 1998-04-02 | 2000-10-31 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6105846A (en) * | 1998-04-02 | 2000-08-22 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US20040026486A1 (en) * | 1998-04-02 | 2004-02-12 | Sven Evers | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6375061B1 (en) | 1998-04-02 | 2002-04-23 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6352191B1 (en) | 1998-04-02 | 2002-03-05 | Micron Technology, Inc. | Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits |
US6730999B2 (en) | 1998-06-01 | 2004-05-04 | Micron Technology, Inc. | Clip chip carrier |
US6656754B1 (en) * | 1998-06-01 | 2003-12-02 | Micron Technology, Inc. | Method of forming a semiconductor chip carrier |
US6448801B2 (en) * | 1998-06-05 | 2002-09-10 | Advanced Micro Devices, Inc. | Method and device for supporting flip chip circuitry in analysis |
US20070045808A1 (en) * | 1998-07-06 | 2007-03-01 | Farnworth Warren M | Test carrier for semiconductor components having conductors defined by grooves |
US7256490B2 (en) | 1998-07-06 | 2007-08-14 | Micron Technology, Inc. | Test carrier for semiconductor components having conductors defined by grooves |
US6369600B2 (en) | 1998-07-06 | 2002-04-09 | Micron Technology, Inc. | Test carrier for testing semiconductor components including interconnect with support members for preventing component flexure |
US6407570B1 (en) | 1998-07-06 | 2002-06-18 | Micron Technology, Inc. | Interconnect for testing semiconductor components having support members for preventing component flexure |
US6687989B1 (en) | 1998-07-06 | 2004-02-10 | Micron Technology, Inc. | Method for fabricating interconnect having support members for preventing component flexure |
US6544461B1 (en) | 1998-08-28 | 2003-04-08 | Micron Technology, Inc. | Test carrier with molded interconnect for testing semiconductor components |
US6642730B1 (en) | 1998-08-28 | 2003-11-04 | Micron Technology, Inc. | Test carrier with molded interconnect for testing semiconductor components |
US6353326B2 (en) | 1998-08-28 | 2002-03-05 | Micron Technology, Inc. | Test carrier with molded interconnect for testing semiconductor components |
US6307394B1 (en) | 1999-01-13 | 2001-10-23 | Micron Technology, Inc. | Test carrier with variable force applying mechanism for testing semiconductor components |
US6297660B2 (en) | 1999-01-13 | 2001-10-02 | Micron Technology, Inc. | Test carrier with variable force applying mechanism for testing semiconductor components |
US6819127B1 (en) | 1999-02-19 | 2004-11-16 | Micron Technology, Inc. | Method for testing semiconductor components using interposer |
US6285202B1 (en) | 1999-02-19 | 2001-09-04 | Micron Technology, Inc. | Test carrier with force applying mechanism guide and terminal contact protector |
US6400169B1 (en) | 1999-02-19 | 2002-06-04 | Micron Technology, Inc. | Test socket with interposer for testing semiconductor components having contact balls |
US6242932B1 (en) | 1999-02-19 | 2001-06-05 | Micron Technology, Inc. | Interposer for semiconductor components having contact balls |
US20060028222A1 (en) * | 1999-03-10 | 2006-02-09 | Farnworth Warren M | Interconnect for bumped semiconductor components |
US7317322B2 (en) | 1999-03-10 | 2008-01-08 | Micron Technology, Inc. | Interconnect for bumped semiconductor components |
US7002362B2 (en) | 1999-03-10 | 2006-02-21 | Micron Technology, Inc. | Test system for bumped semiconductor components |
US7043831B1 (en) | 1999-03-10 | 2006-05-16 | Micron Technology, Inc. | Method for fabricating a test interconnect for bumped semiconductor components by forming recesses and cantilevered leads on a substrate |
US6437451B2 (en) | 1999-03-22 | 2002-08-20 | Micron Technology, Inc. | Test interconnect for semiconductor components having bumped and planar contacts |
US6222280B1 (en) | 1999-03-22 | 2001-04-24 | Micron Technology, Inc. | Test interconnect for semiconductor components having bumped and planar contacts |
US6995577B2 (en) | 1999-03-25 | 2006-02-07 | Micron Technology, Inc. | Contact for semiconductor components |
US6708399B2 (en) | 1999-03-25 | 2004-03-23 | Micron Technology, Inc. | Method for fabricating a test interconnect for bumped semiconductor components |
US6853210B1 (en) | 1999-03-25 | 2005-02-08 | Micron Technology, Inc. | Test interconnect having suspended contacts for bumped semiconductor components |
US20050073334A1 (en) * | 1999-03-25 | 2005-04-07 | Farnworth Warren M. | Contact For Semiconductor Components |
US6437591B1 (en) | 1999-03-25 | 2002-08-20 | Micron Technology, Inc. | Test interconnect for bumped semiconductor components and method of fabrication |
WO2000063708A1 (en) * | 1999-04-21 | 2000-10-26 | Semiconductor Diagnostics, Inc. | Device for electrically contacting a floating semiconductor wafer having an insulating film |
US6114865A (en) * | 1999-04-21 | 2000-09-05 | Semiconductor Diagnostics, Inc. | Device for electrically contacting a floating semiconductor wafer having an insulating film |
US6396291B1 (en) | 1999-04-23 | 2002-05-28 | Micron Technology, Inc. | Method for testing semiconductor components |
US6263566B1 (en) | 1999-05-03 | 2001-07-24 | Micron Technology, Inc. | Flexible semiconductor interconnect fabricated by backslide thinning |
US6242931B1 (en) | 1999-05-03 | 2001-06-05 | Micron Technology, Inc. | Flexible semiconductor interconnect fabricated by backside thinning |
US6300782B1 (en) | 1999-05-03 | 2001-10-09 | Micron Technology, Inc. | System for testing semiconductor components having flexible interconnect |
US6373268B1 (en) | 1999-05-10 | 2002-04-16 | Intel Corporation | Test handling method and equipment for conjoined integrated circuit dice |
US6400174B2 (en) | 1999-06-14 | 2002-06-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US6285203B1 (en) | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US6417685B1 (en) | 1999-06-14 | 2002-07-09 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US6297653B1 (en) | 1999-06-28 | 2001-10-02 | Micron Technology, Inc. | Interconnect and carrier with resistivity measuring contacts for testing semiconductor components |
US6445201B1 (en) * | 1999-08-17 | 2002-09-03 | Nec Machinery Corporation | IC package testing device and method for testing IC package using the same |
US20070066042A1 (en) * | 1999-09-01 | 2007-03-22 | Salman Akram | Method of forming an electrical contact |
US6831472B2 (en) | 1999-09-01 | 2004-12-14 | Micron Technology, Inc. | Method of forming an electrical contact |
US6556030B1 (en) | 1999-09-01 | 2003-04-29 | Micron Technology, Inc. | Method of forming an electrical contact |
US20030199158A1 (en) * | 1999-09-01 | 2003-10-23 | Salman Akram | Method of forming an electrical contact |
US20050270045A1 (en) * | 1999-09-01 | 2005-12-08 | Salman Akram | Electrical contact |
US6897667B2 (en) | 1999-09-01 | 2005-05-24 | Micron Technology, Inc. | Test system for silicon substrate having electrical contacts |
US6960924B2 (en) | 1999-09-01 | 2005-11-01 | Micron Technology, Inc. | Electrical contact |
US20030201785A1 (en) * | 1999-09-01 | 2003-10-30 | Salman Akram | Method of forming an electrical contact |
US20030206029A1 (en) * | 1999-09-01 | 2003-11-06 | Salman Akram | Method of forming an electrical contact |
US20030206028A1 (en) * | 1999-09-01 | 2003-11-06 | Salman Akram | Method of forming an electrical contact |
US20050093557A1 (en) * | 1999-09-01 | 2005-05-05 | Salman Akram | Method of forming an electrical contact |
US6882167B2 (en) | 1999-09-01 | 2005-04-19 | Micron Technology, Inc. | Method of forming an electrical contact |
US20070059915A1 (en) * | 1999-09-01 | 2007-03-15 | Salman Akram | Method of forming an electrical contact |
US20040179931A1 (en) * | 1999-10-19 | 2004-09-16 | Peterson Darin L. | Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectronic devices |
US6866470B2 (en) | 1999-10-19 | 2005-03-15 | Micron Technology, Inc. | Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectronic devices |
US7066708B1 (en) | 1999-10-19 | 2006-06-27 | Micron Technology, Inc. | Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectric devices |
US7086562B2 (en) | 1999-10-19 | 2006-08-08 | Micron Technology, Inc. | Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectronic devices |
US20060279943A1 (en) * | 2000-03-23 | 2006-12-14 | Salman Akram | Interposers with alignment fences and semiconductor device assemblies including the interposers |
US20040034996A1 (en) * | 2000-03-23 | 2004-02-26 | Salman Akram | Method for fabricating an interposer |
US6980014B2 (en) * | 2000-03-23 | 2005-12-27 | Micron Technology, Inc. | Interposer and methods for fabricating same |
US20060220665A1 (en) * | 2000-03-23 | 2006-10-05 | Salman Akram | Alignment fences and devices and assemblies including the same |
US7093358B2 (en) | 2000-03-23 | 2006-08-22 | Micron Technology, Inc. | Method for fabricating an interposer |
US20030141885A1 (en) * | 2000-03-23 | 2003-07-31 | Salman Akram | Interposer and methods for fabricating same |
US20030209831A1 (en) * | 2000-05-04 | 2003-11-13 | Williams Vernon M. | Method and apparatus for packaging microelectronic substrates |
US6558600B1 (en) | 2000-05-04 | 2003-05-06 | Micron Technology, Inc. | Method for packaging microelectronic substrates |
US6740984B2 (en) | 2000-05-16 | 2004-05-25 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6522019B2 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6740983B2 (en) | 2000-05-16 | 2004-05-25 | Micron Technology, Inc. | Method for ball grind array chip packages having improved testing and stacking characteristics |
US6600335B2 (en) | 2000-05-16 | 2003-07-29 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6420789B1 (en) | 2000-05-16 | 2002-07-16 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US7116122B2 (en) | 2000-05-16 | 2006-10-03 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6693363B2 (en) | 2000-05-16 | 2004-02-17 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6448664B1 (en) | 2000-05-16 | 2002-09-10 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US20040021477A1 (en) * | 2000-05-16 | 2004-02-05 | Tay Wuu Yean | Method for ball grid array chip packages having improved testing and stacking characteristics |
US20050127531A1 (en) * | 2000-05-16 | 2005-06-16 | Tay Wuu Y. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6674175B2 (en) | 2000-05-16 | 2004-01-06 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6847220B2 (en) | 2000-05-16 | 2005-01-25 | Micron Technology, Inc. | Method for ball grid array chip packages having improved testing and stacking characteristics |
US6664139B2 (en) | 2000-06-16 | 2003-12-16 | Micron Technology, Inc. | Method and apparatus for packaging a microelectronic die |
US6653173B2 (en) | 2000-06-16 | 2003-11-25 | Micron Technology, Inc. | Method and apparatus for packaging a microelectronic die |
US6677675B2 (en) | 2000-06-16 | 2004-01-13 | Micron Technology, Inc. | Microelectronic devices and microelectronic die packages |
US6683388B2 (en) | 2000-06-16 | 2004-01-27 | Micron Technology, Inc. | Method and apparatus for packaging a microelectronic die |
US6819003B2 (en) | 2000-06-28 | 2004-11-16 | Micron Technology Inc. | Recessed encapsulated microelectronic devices and methods for formation |
US20030104654A1 (en) * | 2000-06-28 | 2003-06-05 | Farnworth Warren M. | Recessed encapsulated microelectronic devices and methods for formation |
US6841423B2 (en) | 2000-06-28 | 2005-01-11 | Micron Technology, Inc. | Methods for formation of recessed encapsulated microelectronic devices |
US6796028B2 (en) | 2000-08-23 | 2004-09-28 | Micron Technology, Inc. | Method of Interconnecting substrates for electrical coupling of microelectronic components |
US6982386B2 (en) | 2000-08-23 | 2006-01-03 | Micron Technology, Inc. | Interconnecting substrates for electrical coupling of microelectronic components |
US6983551B2 (en) | 2000-08-23 | 2006-01-10 | Micron Technology, Inc. | Interconnecting substrates for electrical coupling of microelectronic components |
US6979595B1 (en) | 2000-08-24 | 2005-12-27 | Micron Technology, Inc. | Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices |
US7332376B2 (en) | 2000-08-28 | 2008-02-19 | Micron Technology, Inc. | Method of encapsulating packaged microelectronic devices with a barrier |
US7101737B2 (en) | 2000-08-28 | 2006-09-05 | Micron Technology, Inc. | Method of encapsulating interconnecting units in packaged microelectronic devices |
US6838760B1 (en) | 2000-08-28 | 2005-01-04 | Micron Technology, Inc. | Packaged microelectronic devices with interconnecting units |
US6703853B1 (en) | 2001-03-19 | 2004-03-09 | Advanced Micro Devices, Inc. | Test contact mechanism |
WO2002075328A1 (en) * | 2001-03-19 | 2002-09-26 | Advanced Micro Devices, Inc. | Test contact mechanism |
US6876066B2 (en) | 2001-08-29 | 2005-04-05 | Micron Technology, Inc. | Packaged microelectronic devices and methods of forming same |
US6943450B2 (en) | 2001-08-29 | 2005-09-13 | Micron Technology, Inc. | Packaged microelectronic devices and methods of forming same |
US20050023655A1 (en) * | 2001-08-29 | 2005-02-03 | Fee Setho Sing | Packaged microelectronic devices and methods of forming same |
US20030042581A1 (en) * | 2001-08-29 | 2003-03-06 | Fee Setho Sing | Packaged microelectronic devices and methods of forming same |
US6622380B1 (en) | 2002-02-12 | 2003-09-23 | Micron Technology, Inc. | Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards |
US7122905B2 (en) | 2002-02-12 | 2006-10-17 | Micron Technology, Inc. | Microelectronic devices and methods for mounting microelectronic packages to circuit boards |
US20030227339A1 (en) * | 2002-06-06 | 2003-12-11 | Toshikatsu Makuta | Surface-mount crystal oscillator |
US7135938B2 (en) * | 2002-06-06 | 2006-11-14 | Nihon Dempa Kogyo Co., Ltd. | Surface-mount crystal oscillator |
US20030237061A1 (en) * | 2002-06-19 | 2003-12-25 | Formfactor, Inc. | Test method for yielding a known good die |
US7694246B2 (en) * | 2002-06-19 | 2010-04-06 | Formfactor, Inc. | Test method for yielding a known good die |
US20040029425A1 (en) * | 2002-08-06 | 2004-02-12 | Yean Tay Wuu | Temporary, conformable contacts for microelectronic components |
US6913476B2 (en) | 2002-08-06 | 2005-07-05 | Micron Technology, Inc. | Temporary, conformable contacts for microelectronic components |
US20040026773A1 (en) * | 2002-08-08 | 2004-02-12 | Koon Eng Meow | Packaged microelectronic components |
US20080067642A1 (en) * | 2002-08-08 | 2008-03-20 | Micron Technology, Inc. | Packaged microelectronic components |
US7195957B2 (en) | 2002-08-08 | 2007-03-27 | Micron Technology, Inc. | Packaged microelectronic components |
US8637973B2 (en) | 2002-08-08 | 2014-01-28 | Micron Technology, Inc. | Packaged microelectronic components with terminals exposed through encapsulant |
US9418872B2 (en) | 2002-08-08 | 2016-08-16 | Micron Technology, Inc. | Packaged microelectronic components |
US6836009B2 (en) | 2002-08-08 | 2004-12-28 | Micron Technology, Inc. | Packaged microelectronic components |
US20040031621A1 (en) * | 2002-08-19 | 2004-02-19 | Heng Puah Kia | Packaged microelectronic component assemblies |
US20040191964A1 (en) * | 2002-08-19 | 2004-09-30 | Heng Puah Kia | Packaged microelectronic component assemblies |
US6781066B2 (en) | 2002-08-19 | 2004-08-24 | Micron Technology, Inc. | Packaged microelectronic component assemblies |
US6933170B2 (en) | 2002-08-19 | 2005-08-23 | Micron Technology, Inc. | Packaged microelectronic component assemblies |
US20040036490A1 (en) * | 2002-08-26 | 2004-02-26 | Ralph Schaeffer | Selectively configurable probe structures, e.g., for testing microelectronic components |
US7170304B2 (en) | 2002-08-26 | 2007-01-30 | Micron Technology, Inc. | Selectively configurable probe structures, e.g., selectively configurable probe cards for testing microelectronic components |
US6952109B2 (en) | 2002-08-26 | 2005-10-04 | Micron Technology, Inc. | Selectively configurable probe structures, e.g., for testing microelectronic components |
US7145355B2 (en) | 2002-08-26 | 2006-12-05 | Micron Technology, Inc. | Selectively configurable probe structures, e.g., for testing microelectronic components |
US20050024071A1 (en) * | 2002-08-26 | 2005-02-03 | Ralph Schaeffer | Selectively configurable probe structures, e.g., for testing microelectronic components |
US6924653B2 (en) | 2002-08-26 | 2005-08-02 | Micron Technology, Inc. | Selectively configurable microelectronic probes |
US20050258848A1 (en) * | 2002-08-26 | 2005-11-24 | Ralph Schaeffer | Selectively configurable probe strucutres, e.g., for testing microelectronic components |
US6972580B2 (en) | 2002-08-26 | 2005-12-06 | Micron Technology, Inc. | Selectively configurable probe structures, e.g., for testing microelectronic components |
US20050206399A1 (en) * | 2002-08-26 | 2005-09-22 | Micron Technology, Inc. | Selectively configurable probe structures, e.g., for testing microelectronic components |
US20050024072A1 (en) * | 2002-08-26 | 2005-02-03 | Ralph Schaeffer | Selectively configurable probe structures, e.g., for testing microelectronic components |
US20040113644A1 (en) * | 2002-08-29 | 2004-06-17 | Wood Alan G. | Probe card, e.g., for testing microelectronic components, and methods for making same |
US6773938B2 (en) | 2002-08-29 | 2004-08-10 | Micron Technology, Inc. | Probe card, e.g., for testing microelectronic components, and methods for making same |
US6881974B2 (en) | 2002-08-29 | 2005-04-19 | Micron Technology, Inc. | Probe card for testing microelectronic components |
US20040040149A1 (en) * | 2002-08-29 | 2004-03-04 | Wood Alan G. | Probe card , e.g., for testing microelectronic components, and methods for making same |
US6951982B2 (en) | 2002-11-22 | 2005-10-04 | Micron Technology, Inc. | Packaged microelectronic component assemblies |
US20040100772A1 (en) * | 2002-11-22 | 2004-05-27 | Chye Lim Thiam | Packaged microelectronic component assemblies |
US20040174176A1 (en) * | 2003-03-06 | 2004-09-09 | Kirby Kyle K. | Semiconductor interconnect having semiconductor spring contacts, test systems incorporating the interconnect and test methods using the interconnect |
US20060181295A1 (en) * | 2003-03-06 | 2006-08-17 | Kirby Kyle K | Method for fabricating an interconnect for semiconductor components |
US7409762B2 (en) | 2003-03-06 | 2008-08-12 | Micron Technology, Inc. | Method for fabricating an interconnect for semiconductor components |
US7053641B2 (en) | 2003-03-06 | 2006-05-30 | Micron Technology, Inc. | Interconnect having spring contacts |
US7078922B2 (en) | 2003-03-06 | 2006-07-18 | Micron Technology Inc | Semiconductor interconnect having semiconductor spring contacts |
US6982565B2 (en) | 2003-03-06 | 2006-01-03 | Micron Technology, Inc. | Test system and test method with interconnect having semiconductor spring contacts |
US20050127928A1 (en) * | 2003-03-06 | 2005-06-16 | Kirby Kyle K. | Semiconductor interconnect having semiconductor spring contacts |
US20050225344A1 (en) * | 2003-03-06 | 2005-10-13 | Kirby Kyle K | Interconnect having spring contacts |
US6877990B2 (en) * | 2003-06-06 | 2005-04-12 | Hon Hai Precision Ind. Co., Ltd. | Land grid array connector assembly with pick up cap |
US20040248431A1 (en) * | 2003-06-06 | 2004-12-09 | Fang-Jwu Liao | Land grid array connector assembly with pick up cap |
US7391117B2 (en) | 2003-07-14 | 2008-06-24 | Micron Technology, Inc. | Method for fabricating semiconductor components with conductive spring contacts |
US7449910B2 (en) | 2003-07-14 | 2008-11-11 | Micron Technology, Inc. | Test system for semiconductor components having conductive spring contacts |
US20050012221A1 (en) * | 2003-07-14 | 2005-01-20 | Kirby Kyle K. | Semiconductor interconnect having conductive spring contacts, method of fabrication, and test systems incorporating the interconnect |
US7314821B2 (en) | 2003-07-14 | 2008-01-01 | Micron Technology, Inc. | Method for fabricating a semiconductor interconnect having conductive spring contacts |
US20060145353A1 (en) * | 2003-07-14 | 2006-07-06 | Kirby Kyle K | Semiconductor interconnect having dome shaped conductive spring contacts |
US20050146047A1 (en) * | 2003-07-14 | 2005-07-07 | Kirby Kyle K. | Method for fabricating a semiconductor interconnect having conductive spring contacts |
US20050116351A1 (en) * | 2003-07-14 | 2005-06-02 | Kirby Kyle K. | Semiconductor interconnect having conductive spring contacts |
US20060125106A1 (en) * | 2003-07-14 | 2006-06-15 | Kirby Kyle K | Method for fabricating semiconductor components with conductive spring contacts |
US20060125107A1 (en) * | 2003-07-14 | 2006-06-15 | Kirby Kyle K | Test system for semiconductor components having conductive spring contacts |
US7042080B2 (en) | 2003-07-14 | 2006-05-09 | Micron Technology, Inc. | Semiconductor interconnect having compliant conductive contacts |
US7411304B2 (en) | 2003-07-14 | 2008-08-12 | Micron Technology, Inc. | Semiconductor interconnect having conductive spring contacts |
US7004768B2 (en) * | 2003-07-18 | 2006-02-28 | Hon Hai Precision Ind. Co., Ltd. | Pick up cap for LGA connector assembly |
US20050014401A1 (en) * | 2003-07-18 | 2005-01-20 | Hao-Yun Ma | Pick up cap for LGA connector assembly |
US7259451B2 (en) | 2003-08-29 | 2007-08-21 | Micron Technology, Inc. | Invertible microfeature device packages |
US7368810B2 (en) | 2003-08-29 | 2008-05-06 | Micron Technology, Inc. | Invertible microfeature device packages |
US6924655B2 (en) | 2003-09-03 | 2005-08-02 | Micron Technology, Inc. | Probe card for use with microelectronic components, and methods for making same |
US20050046431A1 (en) * | 2003-09-03 | 2005-03-03 | Kirby Kyle K. | Probe card for use with microelectronic components,and methods for making same |
US7043388B2 (en) | 2003-12-22 | 2006-05-09 | Micron Technology, Inc. | System and apparatus for testing packaged devices and related methods |
US20050134299A1 (en) * | 2003-12-22 | 2005-06-23 | Cram Daniel P. | System and apparatus for testing packaged devices and related methods |
US20050206401A1 (en) * | 2004-03-22 | 2005-09-22 | Caldwell John L | Test sockets, test systems, and methods for testing microfeature devices |
US20060197544A1 (en) * | 2004-03-22 | 2006-09-07 | Micron Technology, Inc. | Test sockets, test systems, and methods for testing microfeature devices |
US7256595B2 (en) | 2004-03-22 | 2007-08-14 | Micron Technology, Inc. | Test sockets, test systems, and methods for testing microfeature devices |
US20060197545A1 (en) * | 2004-03-22 | 2006-09-07 | Micron Technology, Inc. | Test sockets, test systems, and methods for testing microfeature devices |
US7253089B2 (en) | 2004-06-14 | 2007-08-07 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20060189118A1 (en) * | 2004-06-14 | 2006-08-24 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20050277279A1 (en) * | 2004-06-14 | 2005-12-15 | Shijian Luo | Microfeature devices and methods for manufacturing microfeature devices |
US7411297B2 (en) | 2004-06-14 | 2008-08-12 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US7199037B2 (en) | 2004-06-14 | 2007-04-03 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20070045797A1 (en) * | 2005-08-24 | 2007-03-01 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US20070105272A1 (en) * | 2005-08-24 | 2007-05-10 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US9129862B2 (en) | 2005-08-24 | 2015-09-08 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US8778732B2 (en) | 2005-08-24 | 2014-07-15 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US8174101B2 (en) | 2005-08-24 | 2012-05-08 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US7968369B2 (en) | 2005-08-24 | 2011-06-28 | Micron Technology, Inc. | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US7807505B2 (en) | 2005-08-30 | 2010-10-05 | Micron Technology, Inc. | Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods |
US8704380B2 (en) | 2005-08-30 | 2014-04-22 | Micron Technology, Inc. | Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods |
US20070045875A1 (en) * | 2005-08-30 | 2007-03-01 | Micron Technology, Inc. | Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods |
US20070178667A1 (en) * | 2006-01-31 | 2007-08-02 | Stats Chippac Ltd. | Wafer level chip scale package system |
US8012867B2 (en) * | 2006-01-31 | 2011-09-06 | Stats Chippac Ltd | Wafer level chip scale package system |
US7671459B2 (en) | 2006-02-08 | 2010-03-02 | Micron Technologies, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US8450839B2 (en) | 2006-02-28 | 2013-05-28 | Micron Technology, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US20100117212A1 (en) * | 2006-02-28 | 2010-05-13 | Micron Technology, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US9362141B2 (en) | 2006-02-28 | 2016-06-07 | Micron Technology, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US9768121B2 (en) | 2006-02-28 | 2017-09-19 | Micron Technology, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US10211114B2 (en) | 2006-02-28 | 2019-02-19 | Micron Technology, Inc. | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
US8138613B2 (en) | 2006-05-12 | 2012-03-20 | Micron Technology, Inc. | Microelectronic devices |
US20110169154A1 (en) * | 2006-05-12 | 2011-07-14 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
US7910385B2 (en) | 2006-05-12 | 2011-03-22 | Micron Technology, Inc. | Method of fabricating microelectronic devices |
US7833456B2 (en) | 2007-02-23 | 2010-11-16 | Micron Technology, Inc. | Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece |
US7857646B2 (en) | 2008-05-02 | 2010-12-28 | Micron Technology, Inc. | Electrical testing apparatus having masked sockets and associated systems and methods |
US20090273359A1 (en) * | 2008-05-02 | 2009-11-05 | Micron Technology, Inc. | Electrical testing apparatus having masked sockets and associated systems and methods |
Also Published As
Publication number | Publication date |
---|---|
US6215322B1 (en) | 2001-04-10 |
US6222379B1 (en) | 2001-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5815000A (en) | Method for testing semiconductor dice with conventionally sized temporary packages | |
US6094058A (en) | Temporary semiconductor package having dense array external contacts | |
US5783461A (en) | Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication | |
US6060893A (en) | Carrier having slide connectors for testing unpackaged semiconductor dice | |
US6175241B1 (en) | Test carrier with decoupling capacitors for testing semiconductor components | |
US6320397B1 (en) | Molded plastic carrier for testing semiconductor dice | |
US5949242A (en) | Method and apparatus for testing unpackaged semiconductor dice | |
US6127833A (en) | Test carrier for attaching a semiconductor device | |
US5367253A (en) | Clamped carrier for testing of semiconductor dies | |
US6060894A (en) | Temporary package, method and system for testing semiconductor dice having backside electrodes | |
US6255833B1 (en) | Method for testing semiconductor dice and chip scale packages | |
US5929647A (en) | Method and apparatus for testing semiconductor dice | |
US5408190A (en) | Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die | |
US6091251A (en) | Discrete die burn-in for nonpackaged die | |
US5844418A (en) | Carrier having interchangeable substrate used for testing of semiconductor dies | |
US6407566B1 (en) | Test module for multi-chip module simulation testing of integrated circuit packages | |
US5721496A (en) | Method and apparatus for leak checking unpackaged semiconductor dice | |
WO1998014998A9 (en) | Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication | |
US7129730B2 (en) | Probe card assembly | |
EP0564865A1 (en) | Semiconductor device with test-only contacts and method for making the same | |
US5438481A (en) | Molded-in lead frames | |
US6642730B1 (en) | Test carrier with molded interconnect for testing semiconductor components | |
US6639416B1 (en) | Method and apparatus for testing semiconductor dice | |
US20010024118A1 (en) | Bondpad attachments having self-limiting properties for penetration of semiconductor die | |
JP3072591B2 (en) | Method and apparatus for packaging and testing semiconductor dies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |