|Publication number||US5827765 A|
|Application number||US 08/605,622|
|Publication date||Oct 27, 1998|
|Filing date||Feb 22, 1996|
|Priority date||Feb 22, 1996|
|Also published as||DE69705443D1, DE69705443T2, EP0791959A1, EP0791959B1, US5844266|
|Publication number||08605622, 605622, US 5827765 A, US 5827765A, US-A-5827765, US5827765 A, US5827765A|
|Inventors||Reinhard Stengl, Erwin Hammerl, Herbert L. Ho, Jack A. Mandelman, Radhika Srinivasan, Alvin P. Short|
|Original Assignee||Siemens Aktiengesellschaft, International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (9), Referenced by (64), Classifications (17), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The field of the present invention relates generally to dynamic random access memories (DRAMs), and more specifically to a process for making an electrical connection between a trench storage capacitor and an access transistor in a 256 Mb DRAM cell.
Dynamic random-access memory (DRAM) cells are composed of two main components, a storage capacitor (which stores charge) and an access transistor (which transfers charge to and from the capacitor). The capacitor may be either planar (on the surface) or trench (etched into the semiconductor substrate). In the semiconductor industry where there is an increased demand for memory storage capacity coupled with an ever decreasing chip size, the trench capacitor layout is favored over the planar capacitor design because this particular setup results in a dramatic reduction in the space required for the capacitor without sacrificing capacitance.
A very important and extremely delicate element in the DRAM cell is the electrical connection made between the storage trench and the access transistor. Such a contact is often referred to in the art as a self-aligned conductive strap. This strap (which may be on the surface or may be buried) is formed at the intersection of the storage trench and the junction of the array device by dopants which, through a thermal processing step, are outdiffused from the highly doped poly-silicon fill (located in the storage trench) into the substrate (from which the trench was cut). One such method for preparing a self-aligned buried strap in a 256 Mb DRAM cell is illustrated in U.S. Pat. No. 5,360,758 entitled "SELF-ALIGNED BURIED STRAP FOR TRENCH TYPE DRAM DEVICES" issued to Bronner et al. This method uses a simple polysilicon strap which connects the collar at the top of the capacitor to the pass transistor of the cell, and is formed from a blanket deposition of strap material which is subsequently removed from top surfaces by further etching processes. The strap is formed without the need for an additional mask, commonly practiced in the art, by using a step of forming a shallow trench isolation (STI) to define the strap.
Several other technologies for forming straps between a trench storage capacitor and a DRAM array device are described in U.S. Pat. No. 5,398,559 entitled "METHOD OF FORMING INTEGRATED INTERCONNECT FOR VERY HIGH DENSITY DRAMS" issued to Hsieh et al. The technologies described therein involve the deposition of a conductive layer (doped polysilicon is preferred) which is later formed into a strap. The complete process involves the formation of a trench capacitor in a silicon substrate (as discussed above), followed by the deposition of a layer of doped polysilicon or other conductive material over the substrate. The polysilicon layer is then selectively removed from parts the substrate and a second, more shallow, trench is then etched into the substrate. This second trench is then filled with oxide, and pass gates are made on the substrate according to well known procedures familiar to those practicing the art. To complete the processing, the pass transistors are then strapped to the trench capacitors with the remaining portions of the doped polysilicon layer.
A schematic drawing of a 256 Mb trench DRAM cell equipped with a conventional strap 10 is depicted in FIG. 1A. The structure consists of a trench capacitor 20 which is etched into a single crystal P-doped silicon substrate 26. The lower level of the trench 12 is typically filled with an N-doped polysilicon material which is isolated from the P-doped substrate by an insulating node dielectric barrier 24. Alternatively, the trench may be filled with a P-doped polysilicon material, should P-doping be required. The storage node 14 of the capacitor in the trench is connected to the pass transistor's source 29 by a self-aligned buried strap 10. It has been found that this strap should be as small as possible, and an ideally sized strap should be one which protrudes less than 0.1 μm laterally into the P-doped well 26 and vertically no more than the thickness of the shallow trench isolation (STI) 28 which isolates this cell from adjacent cells. The capacitor's opposite plate is formed by an N+ region outdiffused from the deep trench sidewalls. The DRAM cell includes a bit line 27 which runs horizontally connecting the cell's bit line contact 25 to other cells' bit line contacts. One of the DRAM's word lines 23 forms the pass gate 29 to an adjacent cell. A second array word line 15 runs vertically, passing over the trench capacitor and partially over a shallow trench isolation (STI) region 28, forming pass gates for other adjacent cells.
Typically, the strap 10 (in FIG. 1A) that connects the storage plate 14 to the pass gate 29 in a DRAM cell is formed in a conventional thermal process which allows the N(or P)-type dopants present in the trench 12 to diffuse upwards through the storage plate 14 (which is undoped and made of polysilicon) and into the P-doped well 26 through a narrow opening 18. The dopants cannot diffuse through the node dielectric 24 or oxide collar 16. The object of the process is to limit the size of this outdiffused buried strap region by impeding the flow of N-type dopants into the P-type well region.
There are two major problems associated with prior art buried strap formation techniques. The first is that after the buried strap has been formed, the thermal budget of any further process is limited. This means, quite simply, that once the strap has been formed, the system can only tolerate a limited exposure to elevated temperatures during further processing. The limited thermal budget after buried strap formation is particularly detrimental because oxidation steps, needed in order to heal implantation damage or to relieve stress built up in the silicon substrate during the cell's formation process, are then limited to lower, less effective temperatures. Exceeding the cell's temperature exposure limit leads to an excessive dopant outdiffusion from the trench poly-4silicon fill underneath the transfer gate and towards the neighboring memory cells. This dopant outdiffusion results in unacceptable changes in the transfer device characteristics of the cell as well as possible electrical leakage between neighboring cells.
An example of this is phenomenon shown in FIG. 1B which depicts the simulated buried strap outdiffusion experienced in a prior art 256 Mb DRAM cell of FIG. 1A after being subjected to a thermal budget equal to 90 min of further DRAM processing at 1050° C. As can be seen, excessive dopant outdiffusion has occurred resulting in a strap 30 having a size that may be detrimental to the device. An ideal sized strap 32 and the strap made with conventional processing 10 (shown with broken lines) have been provided in the figure for comparison purposes.
The reason for the excessive dopant outdiffusion is related to a second problem that is associated with prior art buried strap formation processes. This problem involves the generation of extended crystal defects at the interface of the poly-crystalline trench fill and the silicon substrate. This interface is located next to the area where the oxide collar 16 expands most during the oxidation steps of the fabrication process, and is therefore exposed to the highest stress field. During the oxidation steps, the poly-silicon trench fill 14 connected to the single-crystalline silicon substrate starts to recrystallize in an uncontrolled manner over a distance which can be as far as the width of the collar oxide. Due to the inherent high stress field, crystal defects in the polycrystalline grains (including twins, stacking faults, etc.) act as seeds for defect formation at the interface with the neighboring substrate. When this occurs, the crystal defects which are generated there are pushed far into the substrate where they can be detrimental to the device.
The result of the oxidation process that follows buried strap formation in accordance with prior art techniques is depicted in FIG. 1C. During this process, oxygen can diffuse from the substrate surface 36 into the collar oxide 16 and oxidize the sidewalls of the polysilicon trench fill 14 and the substrate 26. This collar expansion 34 leads to a high stress level and to the generation of extended crystal defects in the substrate such as dislocations and stacking faults around the most expanded part of the oxide collar, which can thereby cause electrical leakage across the junctions of the associated transistor. If the stress built up during one or several oxidation steps is below the critical level to generate crystal defects, and if there is enough thermal budget to relieve this stress by thermal anneals after the oxidation steps, then the formation of extended crystal defects can be prevented. Therefore, a high thermal budget which allows proper stress relief anneals is essential for a successful fabrication of a DRAM with the deep trench and buried strap concept.
It is, therefore, an object of the present invention to provide an improved method for connecting an access transistor to a trench storage capacitor of a 256 Mb DRAM cell which allows a much higher thermal budget for further DRAM processing than prior art methods and enables appropriate stress relief without excessive dopant outdiffusion.
A method for making an electrical connection between a trench storage capacitor and an access transistor in a DRAM cell in which the connection is formed through the use of an epitaxially grown single crystalline silicon layer. The trench storage capacitor is formed by etching a well into a substrate of a semiconducting material having a dopant which causes the semiconducting material to be of a first conductivity, lining the well with a semiconducting material having a dopant which causes the semiconducting material to be of a second conductivity, and allowing the dopant which causes the second conductivity to partially diffuse into the original substrate. The partially diffused dopant of the second conductivity completely surrounds the trench, and the well, which is filled with a semiconducting material having a dopant which causes the semiconducting material to be of one the first and second conductivities, is isolated from the original substrate by a layer of dielectric material. The trench is then recess etched and an insulating oxide collar is formed. The newly formed trench, which is not as deep as the original trench, is then filled with either doped or undoped polysilicon. The trench is etched a third time to reveal the trench sidewall from which a single crystalline silicon layer is grown using epitaxy (epi). The epitaxy may be selective or non-selective. The non-selective epitaxy process is accompanied by a polishing step which is not needed if selective epitaxy is chosen. The process of forming the actual electrical connection between the trench storage capacitor and the access transistor is completed by forming the active area of the access transistor which causes the dopants present in the storage trench to selectively outdiffuse through the polysilicon fill region and the epitaxially grown single crystalline semiconducting layer, into a selected portion of the original well.
In order to better understand the present invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings wherein:
FIG. 1A depicts a cross-sectional side view through a conventional 256 Mb trench DRAM cell having a self-aligned buried strap made in accordance with prior art buried strap techniques;
FIG. 1B depicts the simulated buried strap outdiffusion which occurs after a thermal budget equal to 90 min at 1050° C. has been applied to the DRAM cell of FIG. 1A;
FIG. 1C depicts the expansion of the collar oxide layer of the trench cell of FIG. 1A during the oxidation process following the formation of the buried strap;
FIG. 2A depicts the deep trench of a DRAM cell as it appears in the initial stages of the inventive method;
FIG. 2B depicts the deep trench of a DRAM cell as it appears prior to the epitaxial growth technology of the present invention;
FIGS. 2C-G depict different stages of epitaxial growth of a single crystalline silicon region which occurs according to the process of the present invention;
FIG. 2H depicts a top view of FIG. 2F showing the complete stages of epitaxial growth;
FIG. 3 depicts the epitaxially grown single crystalline silicon region as it appears in a 256 Mb DRAM cell constructed according to the present invention; and the resulting simulated buried strap outdiffusion after a thermal budget equal to 90 min at 1050° C. has been applied to this 256 Mb DRAM cell.
The present invention provides an improved method for forming an electrically conducting strap between an access transistor and a storage capacitor in a DRAM cell. A 256 Mb DRAM cell 40 constructed in accordance with the present invention is depicted in FIGS. 2A-2H and 3.
Referring to FIG. 2A, the DRAM 40 consists of a P-well 33 which is formed by etching a deep trench down to a first level 65 into a P-type silicon substrate 37 which has been doped with boron at 2×1017 cm-3. The formation of this trench is conventional and well known to those skilled in the art. The depth of the trench is not critical, and may be chosen for convenience. A buried-plate 70 is then formed in the P-type silicon substrate 37 by covering the freshly excavated trench with a thin layer of arsenic doped tetraethyloxysilane (TEOS) and allowing the N-type dopants to partially diffuse into the P-type substrate. This creates a layer 35 of N-type dopants which surrounds the trench isolating the P-well 33 from the P-substrate 37. A thin node dielectric 38 is then formed on the trench sidewalls and the trench is filled with polysilicon doped with arsenic at 5×1019 cm-3. Alternatively, the trench may be filled with a P-carrier if P-type doping is desired. The N-(or P-)doped polysilicon is then recess etched to a second level 50. A 50 nm CVD oxide layer is then deposited and an oxide collar 39 is formed by using a spacer etching technique. The trench is then refilled with either doped or undoped polysilicon 72. Up to this point, processing of the 256 Mb DRAM has been conventional.
Referring now to FIG. 2B, the polysilicon layer 72 is recess etched to a third level 74 which has a depth of, typically, 100 to 200 nm. In this etch, the oxide collar 39, produced in the aforementioned steps, is also removed along the silicon trench sidewall 41 down to the top 74 of the polysilicon 72 that forms the storage plate.
FIGS. 2C-2G depict the growing of a single crystalline silicon layer 60 from the trench sidewall 41, using selective epitaxy (epi). The different stages of growth of the single crystalline silicon epi layer 60 which starts from the trench sidewall 41 are numbered 42 to 46. A cross-sectional view of all of these growth stages appears in FIG. 2H. The single crystalline layer 60 will operate to substantially prevent excessive outdiffusion of N-type dopants present in the trench in subsequent DRAM processing. In FIG. 2C, the epi layer 60 starts growing with <111>facets 51 and (110) and (100) top planes 53 from the trench sidewall 41. The epi layer 60 grows as polysilicon 62 (ie. not crystalline) from the poly fill 72 into a cone-shaped region 56 (seen in full in FIG. 2E). In FIG. 2G, the polysilicon-epi interface 54 lies on a (111) plane (identical to those represented by 51), forming an angle 52 of 54.7° C. degrees with the trench sidewall 41. At the time indicated by the growth stage 44 (FIG. 2E), the epi fronts growing from the trench sidewalls merge and form a single crystalline layer 58 on top of the polysilicon cone 56.
The selective epitaxial growth process is performed at a temperature of between 800 and 1000 degrees Celsius with the reaction chamber pressure generally set between 1 and 80 torr. Hydrogen is pumped into the chamber at a flow rate of between 1 and 200 ml/sec, and the HCl gas flow rate is set between 100 and 1000 cm3 /sec in the reaction chamber. The epitaxial process can also be performed non-selectively by eliminating the HCl gas flow. In this case, an additional polishing and recess etching step is required.
FIG. 3 illustrates the epitaxially grown single crystalline silicon region 60 as it appears in a 256 Mb DRAM cell after further processing in accordance with the present invention. As shown, a shallow trench isolation region 84 has been fabricated along with an active area 82 according to the standard POR 256M b process. Further DRAM processing forms a buried strap 90 on one side of the trench capacitor through controlled outdiffusion of N-(or P-)type dopants present in the trench.
Comparison of FIGS. 3 and 1A shows that the epitaxially grown single crystal silicon region 60 differs from the normal poly-silicon grain region 66 in that the crystalline layer is more capable of preventing excessive dopant outdiffusion during the processing steps that form the buried strap. This difference can be seen by comparing the buried strap 90 (FIG. 3) made according to the present invention to the buried strap 10 (FIG. 1A) made according to prior art techniques. After the growth of the single crystalline region 60, additional thermal budget, which is not possible using prior art techniques, may then be used for stress relief anneals in the surrounding area without excessive outdiffusion from the N-doped polysilicon 70 into the substrate region.
The formation of the buried strap 90 (FIG. 3) was based on a thermal budget which did not include any stress anneals, plus an additional thermal budget for stress relief of 90 minutes at 1050° C., making it identical to the prior art process used in FIG. 1B that resulted in excessive buried strap outdiffusion 30. As can be seen from the simulated results in FIG. 3, the distance 78 of the buried strap outdiffusion laterally into the P-well 37 is less than 0.1 μm assuring that the short channel rolloff of the transfer device is not degraded. Additionally, the vertical depth 76 of the buried strap diffusion in FIG. 3 is less than the STI depth 80 assuring that there is no strap to strap leakage. For comparison purposes, FIG. 1B depicts an identical structure, simulated with the same thermal budget as in FIG. 3, but without the use of the epitaxial buried strap method. As can be seen in FIG. 1B, the buried strap outdiffusion 30 is excessive (about 0.15 μm laterally) and may be detrimental to the transfer device. Using the technique described herein, the strap 90 formed in FIG. 3 clearly approaches the size of an ideal strap 32 (in FIG. 1B).
As should now be apparent, the present invention substantially overcomes many of the problems associated with conventional buried straps in 256 Mb DRAM cells. In particular, the present invention allows for a greater thermal budget for fabrication of 256 Mb DRAM cells following the buried strap formation. The process also helps to prevent defect formation in the silicon substrate caused by uncontrolled recrystallization of the buried strap.
It should be understood that the embodiments described herein are merely exemplary and that a person skilled in the art may make reasonable variations and modifications to these embodiments utilizing functionally equivalent elements to those described herein. Any and all such variations or modifications as well as others which may become apparent to those skilled in the art, are intended to be included with the scope and spirit of the invention as defined by the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5122476 *||May 20, 1991||Jun 16, 1992||Micron Technology, Inc.||Double DRAM cell|
|US5360758 *||Dec 3, 1993||Nov 1, 1994||International Business Machines Corporation||Self-aligned buried strap for trench type DRAM cells|
|US5389559 *||Dec 2, 1993||Feb 14, 1995||International Business Machines Corporation||Method of forming integrated interconnect for very high density DRAMs|
|US5395786 *||Jun 30, 1994||Mar 7, 1995||International Business Machines Corporation||Method of making a DRAM cell with trench capacitor|
|US5525531 *||Jun 5, 1995||Jun 11, 1996||International Business Machines Corporation||SOI DRAM with field-shield isolation|
|US5543348 *||Mar 29, 1995||Aug 6, 1996||Kabushiki Kaisha Toshiba||Controlled recrystallization of buried strap in a semiconductor memory device|
|US5614431 *||Dec 20, 1995||Mar 25, 1997||International Business Machines Corporation||Method of making buried strap trench cell yielding an extended transistor|
|US5618751 *||May 23, 1996||Apr 8, 1997||International Business Machines Corporation||Method of making single-step trenches using resist fill and recess|
|US5719080 *||Aug 31, 1995||Feb 17, 1998||International Business Machines Corporation||Semiconductor trench capacitor cell having a buried strap|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6110792 *||Aug 19, 1998||Aug 29, 2000||International Business Machines Corporation||Method for making DRAM capacitor strap|
|US6134175 *||Aug 4, 1998||Oct 17, 2000||Micron Technology, Inc.||Memory address decode array with vertical transistors|
|US6150687 *||Jul 8, 1997||Nov 21, 2000||Micron Technology, Inc.||Memory cell having a vertical transistor with buried source/drain and dual gates|
|US6153468 *||May 17, 1999||Nov 28, 2000||Micron Technololgy, Inc.||Method of forming a logic array for a decoder|
|US6153474 *||Jul 1, 1998||Nov 28, 2000||International Business Machines Corporation||Method of controllably forming a LOCOS oxide layer over a portion of a vertically extending sidewall of a trench extending into a semiconductor substrate|
|US6156604 *||Aug 31, 1998||Dec 5, 2000||Micron Technology, Inc.||Method for making an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
|US6156607 *||Aug 24, 1998||Dec 5, 2000||Micron Technology, Inc.||Method for a folded bit line memory using trench plate capacitor cells with body bias contacts|
|US6165836 *||Aug 24, 1998||Dec 26, 2000||Micron Technology, Inc.||Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
|US6168986 *||Apr 16, 1999||Jan 2, 2001||Micron Technology, Inc.||Method of making a sacrificial self-aligned interconnect structure|
|US6258659||Nov 29, 2000||Jul 10, 2001||International Business Machines Corporation||Embedded vertical DRAM cells and dual workfunction logic gates|
|US6258689||Jul 26, 2000||Jul 10, 2001||International Business Machines Corporation||Low resistance fill for deep trench capacitor|
|US6265278 *||May 14, 1998||Jul 24, 2001||International Business Machines Corporation||Deep trench cell capacitor with inverting counter electrode|
|US6317357||May 8, 1999||Nov 13, 2001||Micron Technology, Inc.||Vertical bipolar read access for low voltage memory cell|
|US6320215 *||Jul 22, 1999||Nov 20, 2001||International Business Machines Corporation||Crystal-axis-aligned vertical side wall device|
|US6326658||Sep 24, 1999||Dec 4, 2001||Kabushiki Kaisha Toshiba||Semiconductor device including an interface layer containing chlorine|
|US6340615 *||Dec 17, 1999||Jan 22, 2002||International Business Machines Corporation||Method of forming a trench capacitor DRAM cell|
|US6350635||Aug 24, 1998||Feb 26, 2002||Micron Technology, Inc.||Memory cell having a vertical transistor with buried source/drain and dual gates|
|US6369419||Jun 23, 2000||Apr 9, 2002||International Business Machines Corporation||Self-aligned near surface strap for high density trench DRAMS|
|US6373086||Jun 29, 2000||Apr 16, 2002||International Business Machines Corporation||Notched collar isolation for suppression of vertical parasitic MOSFET and the method of preparing the same|
|US6399979||Jun 16, 2000||Jun 4, 2002||Micron Technology, Inc.||Memory cell having a vertical transistor with buried source/drain and dual gates|
|US6414347||Feb 9, 2001||Jul 2, 2002||International Business Machines Corporation||Vertical MOSFET|
|US6417063||Jun 22, 2000||Jul 9, 2002||Infineon Technologies Richmond, Lp||Folded deep trench capacitor and method|
|US6426251||Jun 28, 2001||Jul 30, 2002||International Business Machines Corporation||Process for manufacturing a crystal axis-aligned vertical side wall device|
|US6440793||Jan 10, 2001||Aug 27, 2002||International Business Machines Corporation||Vertical MOSFET|
|US6486027||Mar 8, 2000||Nov 26, 2002||Micron Technology, Inc.||Field programmable logic arrays with vertical transistors|
|US6486703||Jan 8, 2001||Nov 26, 2002||Micron Technology, Inc.||Programmable logic array with vertical transistors|
|US6498065||Aug 30, 2000||Dec 24, 2002||Micron Technology, Inc.||Memory address decode array with vertical transistors|
|US6503798||Jun 30, 2000||Jan 7, 2003||International Business Machines Corporation||Low resistance strap for high density trench DRAMS|
|US6504201||Aug 30, 2000||Jan 7, 2003||Micron Technology, Inc.||Memory cell having a vertical transistor with buried source/drain and dual gates|
|US6515510||Jan 8, 2001||Feb 4, 2003||Micron Technology, Inc.||Programmable logic array with vertical transistors|
|US6518118||Mar 15, 2001||Feb 11, 2003||International Business Machines Corporation||Structure and process for buried bitline and single sided buried conductor formation|
|US6537871||Dec 20, 2000||Mar 25, 2003||Micron Technology, Inc.||Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
|US6541810||Jun 29, 2001||Apr 1, 2003||International Business Machines Corporation||Modified vertical MOSFET and methods of formation thereof|
|US6579758 *||Jul 1, 2002||Jun 17, 2003||Infineon Technologies Ag||Method and installation for fabricating one-sided buried straps|
|US6597037||Sep 26, 2000||Jul 22, 2003||Micron Technology, Inc.||Programmable memory address decode array with vertical transistors|
|US6610566||Dec 5, 2000||Aug 26, 2003||Micron Technology, Inc.||Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
|US6653185||Mar 21, 2002||Nov 25, 2003||Infineon Technologies Ag||Method of providing trench walls by using two-step etching processes|
|US6747305||Nov 26, 2002||Jun 8, 2004||Micron Technology, Inc.||Memory address decode array with vertical transistors|
|US6750509||May 28, 2002||Jun 15, 2004||Infineon Technologies Ag||DRAM cell configuration and method for fabricating the DRAM cell configuration|
|US6759291||Jan 14, 2002||Jul 6, 2004||International Business Machines Corporation||Self-aligned near surface strap for high density trench DRAMS|
|US6777303 *||May 22, 2002||Aug 17, 2004||Infineon Technologies Ag||Method for fabricating an insulation collar in a trench capacitor|
|US6798009||Feb 11, 2003||Sep 28, 2004||Micron Technology, Inc.|
|US6812516||Aug 28, 2002||Nov 2, 2004||Micron Technology, Inc.||Field programmable logic arrays with vertical transistors|
|US6818937||Jun 4, 2002||Nov 16, 2004||Micron Technology, Inc.||Memory cell having a vertical transistor with buried source/drain and dual gates|
|US6828192||Sep 10, 2003||Dec 7, 2004||Infineon Technologies Ag||Semiconductor memory cell and method for fabricating the memory cell|
|US6979851||Oct 4, 2002||Dec 27, 2005||International Business Machines Corporation||Structure and method of vertical transistor DRAM cell having a low leakage buried strap|
|US6995072||Nov 25, 2003||Feb 7, 2006||Micron Technology, Inc.||Method of making sacrificial self-aligned interconnection structure|
|US7427545 *||Nov 21, 2005||Sep 23, 2008||International Business Machines Corporation||Trench memory cells with buried isolation collars, and methods of fabricating same|
|US7427793||Jan 11, 2006||Sep 23, 2008||Micron Technology, Inc.||Sacrificial self-aligned interconnect structure|
|US7825450||Nov 2, 2010||Micron Technology, Inc.||Sacrificial self-aligned interconnect structures|
|US7888723||Jan 18, 2008||Feb 15, 2011||International Business Machines Corporation||Deep trench capacitor in a SOI substrate having a laterally protruding buried strap|
|US7898014||Mar 30, 2006||Mar 1, 2011||International Business Machines Corporation||Semiconductor device structures with self-aligned doped regions and methods for forming such semiconductor device structures|
|US8198169||Dec 21, 2010||Jun 12, 2012||International Business Machines Corporation||Deep trench capacitor in a SOI substrate having a laterally protruding buried strap|
|US8294189 *||Apr 24, 2009||Oct 23, 2012||Inotera Memories, Inc.||Memory device and fabrication method thereof|
|US8318574||Jul 30, 2010||Nov 27, 2012||International Business Machines Corporation||SOI trench DRAM structure with backside strap|
|US8552487||Aug 7, 2012||Oct 8, 2013||International Business Machines Corporation||SOI trench DRAM structure with backside strap|
|US20040066666 *||Oct 4, 2002||Apr 8, 2004||International Business Machines Corporation||Structure and method of vertical transistor DRAM cell having a low leakage buried strap|
|US20040106299 *||Nov 25, 2003||Jun 3, 2004||Micron Technology, Inc.||Sacrificial self-aligned interconnect structure and method of making|
|US20040115895 *||Jul 29, 2003||Jun 17, 2004||Helmut Tews||Method of preparing buried LOCOS collar in trench DRAMS|
|US20100117132 *||Apr 24, 2009||May 13, 2010||Inotera Memories, Inc.||Memory device and fabrication method thereof|
|DE10114956A1 *||Mar 27, 2001||Oct 17, 2002||Infineon Technologies Ag||Semiconductor component used in DRAMs comprises a binary metal oxide dielectric layer arranged on a substrate|
|DE10114956C2 *||Mar 27, 2001||Jun 18, 2003||Infineon Technologies Ag||Verfahren zum Herstellen einer dielektrischen Schicht als Isolatorschicht für einen Grabenkondensator|
|DE19957123A1 *||Nov 26, 1999||Jun 7, 2001||Infineon Technologies Ag||DRAM Zellanordnung und Verfahren zu deren Herstellung|
|DE19957123B4 *||Nov 26, 1999||Nov 16, 2006||Infineon Technologies Ag||Verfahren zur Herstellung einer Zellenanordnung für einen dynamischen Halbleiterspeicher|
|U.S. Classification||438/243, 257/E27.093, 438/391, 438/248, 438/386, 438/249, 438/392, 257/E21.651|
|International Classification||H01L21/8242, H01L27/108, H01L21/822, H01L27/00, H01L27/04|
|Cooperative Classification||H01L27/10832, H01L27/10861|
|European Classification||H01L27/108M4B6, H01L27/108F8E|
|May 15, 1996||AS||Assignment|
Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAMMERL, ERWIN;REEL/FRAME:007979/0060
Effective date: 19960416
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HO, HERBERT L.;MANDELMAN JACK A.;SHORT, ALVIN P.;AND OTHERS;REEL/FRAME:007979/0135
Effective date: 19960402
Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STENGL, RICHARD;REEL/FRAME:007979/0213
Effective date: 19960416
|Jan 7, 2002||FPAY||Fee payment|
Year of fee payment: 4
|Apr 21, 2006||FPAY||Fee payment|
Year of fee payment: 8
|Feb 18, 2010||AS||Assignment|
Owner name: INFINEON TECHNOLOGIES AG,GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:024120/0505
Effective date: 19990331
|Feb 18, 2010||XAS||Not any more in us assignment database|
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:023957/0508
|Feb 22, 2010||AS||Assignment|
Owner name: QIMONDA AG,GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023963/0502
Effective date: 20060425
|Apr 22, 2010||FPAY||Fee payment|
Year of fee payment: 12
|May 8, 2015||AS||Assignment|
Owner name: INFINEON TECHNOLOGIES AG, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001
Effective date: 20141009