Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5859793 A
Publication typeGrant
Application numberUS 08/825,463
Publication dateJan 12, 1999
Filing dateMar 28, 1997
Priority dateMar 29, 1996
Fee statusLapsed
Also published asCN1173715A, EP0798731A2, EP0798731A3
Publication number08825463, 825463, US 5859793 A, US 5859793A, US-A-5859793, US5859793 A, US5859793A
InventorsNorihiko Satani, Tetsuya Mitoma
Original AssigneeOki Electric Industry, Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Synchronous semiconductor memory device
US 5859793 A
Abstract
A synchronous semiconductor memory device which prevents to misread due to the parasitic capacitance is disclosed. A synchronous semiconductor memory device of the present invention comprises memory cells for storing data therein, sense amplifiers coupled to the memory cells and pairs of data lines coupled to the sense amplifiers. The data lines extend to one direction so that the data lines are substantially parallel to each other. The pairs of data lines include first pairs of data lines and second pairs of data lines located between the first pairs of data lines. Each of the second pairs has a cross point at which each of the data lines of the pair crosses each other.
Images(6)
Previous page
Next page
Claims(24)
What is claimed is:
1. A synchronous semiconductor memory device comprising:
a memory cell array, including a plurality of memory cells for storing data therein and a plurality of bit lines for transferring the data from the memory cells;
a plurality of sense amplifiers coupled to the bit lines for amplifying data on the bit lines; and
a plurality of pairs of data lines coupled to said sense amplifiers for transferring the amplified data, the data lines extending in one direction so that the data lines are substantially parallel to each other, said pairs of data lines including first pairs of data lines and second pairs of data lines located between the first pair of data lines, each of the second pairs having a cross point at which the data lines of the pair cross each other.
2. A synchronous semiconductor memory device according to claim 1, wherein the cross point is located at an intermediate portion of the data line.
3. A synchronous semiconductor memory device according to claim 1, wherein said memory cells are located at a right side of the first pairs of data lines and said sense amplifiers are located at a left side of the first pairs of data lines.
4. A synchronous semiconductor memory device according to claim 1, wherein said sense amplifiers are connected to said pairs of data lines through transfer transistors.
5. A synchronous semiconductor memory device comprising:
a plurality of memory cells for storing data therein;
a plurality of sense amplifiers coupled to said memory cells;
a plurality of pairs of data lines coupled to said sense amplifiers, the data lines extending in one direction so that each of the data lines are substantially parallel to each other;
a plurality of data line equalize circuits coupled to said pairs of data lines for generating a data line equalize signal the level of which is fixed to a power source potential when the pairs of data lines are activated; and
a plurality of signal lines coupled to said data line equalize circuits, said signal lines extending in the one direction and located between said pairs of data lines, the data line equalize signal being provided to said signal lines.
6. A synchronous semiconductor memory device according to claim 5, wherein said pairs of data lines includes first pairs of data lines and second pairs of data lines located between the first pairs of data lines.
7. A synchronous semiconductor memory device according to claim 6, wherein said memory cells are located at a right side of the first pairs of data lines and said sense amplifiers are located at a left side of the first pairs of data lines.
8. A synchronous semiconductor memory device according to claim 6, wherein said signal lines are located at a left side of the first pairs of data lines.
9. A synchronous semiconductor memory device comprising:
a plurality of memory cells for storing data therein;
a plurality of bit lines for transferring data;
a plurality of sense amplifiers coupled to said memory cells through said bit lines;
a plurality of pairs of data lines coupled to said sense amplifiers, the data lines extending in one direction so that each of the data lines are substantially parallel to each other;
a plurality of bit line equalize circuits coupled to said bit lines for equalizing a bit line to a bit line equalize potential; and
a plurality of potential lines coupled to said bit line equalize circuits, said potential lines extending in the one direction and located between said pairs of data lines, said potential lines supplying the bit line equalize potential to said bit line equalize circuits.
10. A synchronous semiconductor memory device according to claim 9, wherein said pairs of data lines include first pairs of data lines and second pairs of data lines located between the first pairs of data lines.
11. A synchronous semiconductor memory device according to claim 11, wherein said memory cells are located at a right side of the first pairs of data lines and said sense amplifiers are located at a left side of the first pairs of data lines.
12. A synchronous semiconductor memory device according to claim 10, wherein said potential lines are located at a left side of the first pairs of data lines.
13. A synchronous semiconductor memory device according to claim 9, wherein said bit line equalize potential is a half of a power supply potential of the memory, device.
14. A synchronous semiconductor memory device comprising:
a plurality of pairs of data lines extending in one direction so that the data lines are substantially parallel to each other, said pairs of data lines including first pairs of data lines and second pairs of data lines located between the first pairs of data lines;
a plurality of memory cells for storing data therein, said memory cells being located at a right side of the first pairs of data lines and at a left side of the second pairs of data lines; and
a plurality of sense amplifiers coupled to said memory cells and said pairs of data lines, said sense amplifiers being located at a right side of the second pairs of data lines and at a left side of the first pairs of data lines; and
intervals between the first pairs of data lines and the second pairs of data lines having a predetermined physical length so that signals on the adjacent pair of data lines are not degraded to an allowable value or less by their mutual interference.
15. A synchronous semiconductor memory device according to claim 14, wherein each of said intervals is about 2.8 μm.
16. A synchronous semiconductor memory device according to claim 15, wherein said sense amplifiers are connected to said pairs of data lines through transfer transistors.
17. A synchronous semiconductor memory device according to claim 1, wherein the first pairs of data lines transfer data when the second pairs of data lines are precharged, and the second pairs of data lines transfer data when the first pairs of data lines are precharged.
18. A synchronous semiconductor memory device according to claim 17,
wherein said pairs of data lines are precharged to a precharge level equal to a power source potential minus a threshold voltage of a transfer transistor, before a read operation is started, and
wherein during a write operation, one bit line of each of said pairs of bit lines is supplied with the power source potential and the other bit line of said each of said pairs of bit lines is supplied with a ground potential.
19. A synchronous semiconductor memory device according to claim 5, wherein the first pairs of data lines transfer data when the second pairs of data lines are precharged, and the second pairs of data lines transfer data when the first pairs of data lines are precharged.
20. A synchronous semiconductor memory device according to claim 19,
wherein said pairs of data lines are precharged to the power source potential minus the threshold voltage of a transfer transistor, before a read operation is started, and
wherein one bit line of said pairs of bit lines is supplied with the power source potential and the other bit line of said pairs of bit lines is supplied with a ground potential, during a write operation.
21. A synchronous semiconductor memory device according to claim 8,
wherein the first pairs of data lines transfer data when the second pairs of data lines are precharged, and the second pairs of data lines transfers data when the first pairs of data lines are precharged.
22. A synchronous semiconductor memory device according to claim 21,
wherein said pairs of data lines are precharged to a value equal to the power source potential minus the threshold voltage of a transfer transistor, before a read operation is started, and
wherein during a write operation, one bit line of each of said pairs of bit lines is supplied with the power source potential and the other bit line of said each of said pairs of bit lines is supplied with a ground potential.
23. A synchronous semiconductor memory device according to claim 13,
wherein the first pairs of data lines transfer data when the second pairs of data lines are precharged, and the second pairs of data lines transfers data when the first pairs of data lines are precharged.
24. A synchronous semiconductor memory device according to claim 23,
wherein said pairs of data lines are precharged to a value equal to a power source potential minus a threshold voltage of a transfer transistor, before a read operation is started, and
wherein one bit line of each of said pairs of bit lines is supplied with the power source potential and the other bit line of said each of said pairs of bit lines is supplied with a ground potential, during a write operation.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a semiconductor memory device, and specifically to a layout suitable for a synchronous DRAM (Dynamic Random Access Memory).

2. Description of the Related Art

A great feature of a synchronous DRAM is that it follows the architecture of other general-purpose DRAM and is activated at a high frequency of 100 MHz or above using a low-voltage TTL interface. Further, the synchronous DRAM is of a clock synchronous type and allows a pipeline operation by which burst data can be transferred even during a cycle in which an address is inputted and decoded. In order to perform these advantageous functions, one obtained by frequency-dividing a clock into 1/2, for example, is used inside the synchronous DRAM. Thus, the internal operation of the synchronous DRAM is synchronized with 1/2 of the frequency of an external clock, regardless of external-clock input conditions. Therefore, the synchronous DRAM is excellent in operating margin.

The synchronous DRAM alternately reads information from and writes it into adjacent data line pairs in synchronism with a clock signal. The data line pair at the time of its read operation has been precharged to VCC-VT (where VCC is the power source potential, and Vt is the threshold voltage of a transistor connected between each data line and a power source potential supply source) in advance. A small potential difference ΔV appears between the adjacent data line pairs from the subsequent reading of data. In the write operation, one of the data line pair is supplied with VCC, whereas the other is supplied with VSS.

When the write operation is performed prior to the read operation in the synchronous DRAM, one of the data line pair is precharged from VSS to VCC-Vt, whereas the other is precharged from VCC to VCC-Vt. Since a parasitic capacitance exists at this time between one of the precharged data line pair and one of the data line pair adjacent thereto, the initial potential of the corresponding data line is increased to VCC-Vt+α. The term α reflects the degree of coupling that results from the parasitic capacitance. With such a device, there has been the possibility that even if information is thereafter read from a sense amplifier, the difference in potential ΔV between the adjacent data line pairs has not become wide, so that data would be outputted erroneously.

SUMMARY OF THE INVENTION

With the foregoing in view, it is an object of the present invention to provide a synchronous semiconductor memory device which prevents misreading due to the parasitic capacitance.

A synchronous semiconductor memory device of the present invention comprises memory cells for storing data therein, sense amplifiers coupled to the memory cells and pairs of data lines coupled to the sense amplifiers. The data lines extend to one direction so that the data lines are substantially parallel to each other. The pairs of data lines include first pairs of data lines and second pairs of data lines located between the first pairs of data lines. Each second pair has a cross point at which they cross each other.

A typical example of the present application has been shown in brief. However, the various inventions of the present application and specific configurations thereby will be understood from the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention, and the objects, features and advantages thereof will be better understood from the following description taken with the accompanying drawings in which:

FIG. 1 is a diagram showing the layout of a synchronous DRAM according to a first embodiment of the present invention;

FIG. 2 is a circuit diagram of the synchronous DRAM shown in FIG. 1;

FIG. 3 is a waveform chart for illustrating the operation of the synchronous DRAM shown in FIG. 2;

FIG. 4 is a circuit diagram of a synchronous DRAM according to a second embodiment of the present invention;

FIG. 5 is a circuit diagram of a synchronous DRAM according to a third embodiment of the present invention; and

FIG. 6 is a circuit diagram of a synchronous DRAM according to a fourth embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will hereinafter be described in detail with reference to the accompanying drawings.

FIG. 1 is a diagram showing the layout of a synchronous DRAM according to a first embodiment of the present invention.

A synchronous DRAM 20 has a number of memory cell portions 21. Sense amplifier rows 22 are respectively provided between rows of the memory cell portions 21. In the synchronous DRAM 20, two X decoder portions 23 and 24, four Y decoder portions 25, 26, 27 and 28, and addresses to be supplied thereto are used. Further, a plurality of the memory cell portions 21 are used in a state of having been divided into eight blocks BLK1 through BLK8.

FIG. 2 is a circuit diagram of the synchronous DRAM shown in FIG. 1 and illustrates details on the synchronous DRAM shown in FIG. 1.

In FIG. 2, two X decoders (X-DEC) 31 and 32 are shown. These X decoders 31 and 32 constitute a part of the X decoder portion 23 shown in FIG. 1, for example. A plurality of word lines W are respectively electrically connected to the outputs of the X decoders 31 and 32. A plurality of memory cell portions 330 through 33i (i: integer) are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 31. Similarly, a plurality of memory cell portions 340 through 34i (i: positive integer) are respectively electrically connected to groups of the word lines W electrically connected to the output of the X decoder 32. The individual memory cell portions 330 through 33i and 340 through 34i respectively have a plurality of memory cells and constitute a memory cell array in all of these. The plurality of memory cells included in each of the memory cell portions 330 through 33i and 340 through 34i are electrically connected to any one of a plurality of sense amplifiers 350 through 35j (j: positive integer) and 360 through 36j via two bit lines BL and BL/. For example, the memory cell portion 330, the memory cell portion 33l, the memory cell portion 33i-1, and the memory cell portions 33i are respectively electrically connected to the sense amplifier 350, the sense amplifier 360, the sense amplifier 35j and the sense amplifier 36j. Incidentally, the memory cell portions 340 through 34i are also respectively electrically connected to unillustrated sense amplifiers.

Four NMOSs 37, 38, 39 and 40 corresponding to connecting means are electrically connected to each of the sense amplifiers 350 through 35j and 360 through 36j. The sense amplifiers 350 through 35j and 360 through 36j are respectively selected by the turning on and off of these NMOSs 37 through 40. Thus, the sense amplifiers 350 through 35j and 360 through 36j are respectively electrically connected to ODD data line pairs 41 and 43 through the NMOSs 37 and 38 or respectively electrically connected to EVEN data line pairs 42 and 44 different from the ODD data line pairs 41 and 43 through the NMOSs 39 and 40. Namely, the sense amplifiers 350 through 35j are respectively electrically connected to the ODD data line pair 41 or the EVEN data line pair 42, whereas the sense amplifiers 360 through 36j are respectively electrically connected to the ODD data line pair 43 or the EVEN data line pair 44. The ODD data line pair 41 consists of two data lines 41a and 41b, whereas the ODD data line pair 43 is composed of two data lines 43a and 43b. Further, the EVEN data line pair 42 comprises two data lines 42a and 42b, whereas the EVEN data line pair 44 consists of two data lines 44a and 44b.

Control on the selection and connection of the sense amplifiers is done based on signals (driven conditions) on ODD column lines 450a through 45ja respectively electrically connected to the gates of the NMOSs 37 and 38 and EVEN column lines 450b through 45jb respectively electrically connected to the gates of the NMOSs 39 and 40.

The synchronous DRAM shown in FIG. 2 is provided with column decoders 460 through 46j. The column decoders 460 through 46j are respectively activated in synchronism with an internal clock Ci identical in frequency to an external clock Co and respectively decode addresses supplied thereto so as to select memory cells from the memory cell array. Two sets of drivers 470a and 470b through 47ja and 47jb, which serve as driver means, are respectively electrically connected to the outputs of the column decoders 460 through 46j. The drivers 470a through 47ja Of these drivers are respectively supplied with a clock CK1 obtained by dividing the frequency of the external clock Co into 1/2, whereas the drivers 470b through 47jb thereof are respectively supplied with a clock CK2 identical in frequency to the clock CK1. However, the two clocks CK1 and CK2 are out of phase with each other by a half period. The outputs of the drivers 470a through 47ja are respectively electrically connected to the ODD column lines 450a through 45ja, whereas the outputs of the drivers 470b through 47jb are respectively electrically connected to the EVEN column lines 450b through 45jb.

In the synchronous DRAM according to the present embodiment, cross points 50 and 51 are respectively provided at intermediate portions of the EVEN data line pairs 42 and 44. Namely, the changing of positions between the data lines 42a and 42b is made at the cross point 50. Similarly, the changing of positions between the data lines 44a and 44b is made at the cross point 51. The data line pairs each having the cross point and the data line pairs each having no cross point are arranged in an alternating sequence.

FIG. 3 is a waveform chart for describing the operation of the synchronous DRAM shown in FIG. 2. The operation of the synchronous DRAM shown in FIG. 1 will be described with reference to FIG. 3.

For example, when it is desired to write information into a memory cell in the memory cell portion 33i (during a period T5 to T6 in FIG. 3), a block selecting process is performed based on a given address to select the block BLK1. Further, the X decoder 31 selects a word line W corresponding to the address from the plurality of word lines W and activates it. Thus, a memory cell row is selected in response to the activation of the word line W. On the other hand, the column decoder 46j is selected based on the address. The column decoder 46j makes a select signal effective and supplies it to the drivers 47ja and 47jb. When the driver 47ja is controlled by the clock pulse CK1 so as to activate the ODD column line 45ja, the NMOSs 37 and 38 provided in association with the sense amplifier 36j are turned on so that input data on the ODD data line pair 43 is received by the sense amplifier 36j. The data received by the sense amplifier 36j is written into the corresponding memory cell in the memory cell portion 33i, which has been selected by the word line W, through the bit lines BL and BL/.

A read operation of the synchronous DRAM will next be described. When the synchronous DRAM performs a reading process, the respective data lines 41a and 41b through 44a and 44b are normally respectively precharged to a potential of VCC-Vt. With the data lines in this condition, a block selecting process is performed based on a given address to select the block BLK1. Further, the X decoder 31 selects a word line W corresponding to the address from the plurality of word lines W, and activates it. A memory cell row is selected in response to the activation of the word line W. As a result, memory cells in the plurality of memory cell portions 330 through 33i are selected, and data are read from the selected memory cells to the corresponding sense amplifiers 360 through 36j through the bit lines BL and BL/.

On the other hand, the column decoder 46j is selected based on the address. The column decoder 46j makes a select signal effective and supplies it to the drivers 47ja and 47jb. The drivers 47ja and 47jb are respectively controlled by the clock CK1 and CK2 so as to alternately activate the ODD column line 45ja and the EVEN column line 45jb as shown in FIG. 3. When the driver 47ja activates the ODD column line 45ja, the NMOSs 37 and 38 provided so as to correspond to the sense amplifier 36j are turned on. As a result, data on the sense amplifier 36j is read into the ODD data line pair 43. When the data is read into the ODD data line pair 43, a potential difference ΔV is produced between the data lines 43a and 43b of the ODD data line pair 43. The potential difference ΔV is amplified by an unillustrated read amplifier electrically connected to the ODD data line pair 43, and the amplified data is used as output data. When the EVEN column line 45jb enters an active state, the NMOSs 39 and 40 are brought into conduction so that data on the sense amplifier 36j is read into the EVEN data line pair 44. When the data on the sense amplifier 36j is read therein, a potential difference ΔV is produced between the EVEN data line pair 44. The potential difference ΔV is amplified by an unillustrated read amplifier electrically connected to the EVEN data line pair 44, and the amplified data is used as output data.

Thus, since the ODD data line pair 43 and the EVEN data line pair 44 are used alternately, their operating margins are ensured. Even in the cases where when an external address is input, data is read under a burst operation and the read data is transferred, and when the burst operation is discontinued to input a new external address, they are activated in the same timing. Therefore, there is no basic difference between the operating margins in two cases.

Even in the case where the write operation is performed before the read operation, as in the period between T5 and T6 in FIG. 3, the synchronous DRAM according to the present embodiment does not output error data. This reason will be described below.

During the period from T5 to T6, for example, the difference in potential between the EVEN data line pair 44 reaches a full amplitude state because of the write operation. Namely, the data lines 44a and 44b are respectively brought to a potential VCC and a potential VSS. During a read operation (corresponding to a period of T6 to T7) in the next cycle, the opposite ODD data line pair 43 is selected and the EVEN data line pair 44 is precharged. Namely, the data lines 44a and 44b are respectively precharged from the potential VSS to the potential VCC-Vt and from the potential VCC to the potential VCC-Vt. In the prior art at this time, coupling occurs due to a parasitic capacitance between the adjacent data lines and hence an initial potential applied to the data line 43b for performing the read operation was changed. In the present embodiment, however, the cross point 51 is provided at the EVEN data line pair 44. At a portion above the cross point 51, a parasitic capacitance C2 exists between the data line 43b and the data line 44b. At a portion below the cross point 51, a parasitic capacitance C3 exists between the data line 43b and the data line 44a. Couplings produced due to these parasitic capacitances C2 and C3 counteract each other at the ODD data line pair 43. In other words, the couplings canceled each other. Conversely, even when the ODD data line pair 43 is precharged and the read operation is performed by the EVEN data line pair 44, the couplings produced due to the parasitic capacitances C2 and C3 cancel each other at the EVEN data line pair 44.

Even if the information on the sense amplifier 36i is thereafter read, the difference in potential between the lines of ODD data line pair 43 becomes sufficiently wide so that the proper data is outputted.

In the first embodiment as described above, the cross points 50 and 51 are respectively provided at the EVEN data line pair 42 and the EVEN data line pair 44 of the alternately-arranged ODD data line pair 41, EVEN data line pair 42, ODD data line pair 43 and EVEN data line pair 44. Therefore, the data misread due to the parasitic capacitances can be prevented from being outputted.

FIG. 4 is a circuit diagram of a synchronous DRAM, showing a second embodiment of the present invention.

The synchronous DRAM according to the present embodiment is also configured in the overall layout shown in FIG. 1 in a manner similar to the first embodiment and obtains access to each memory cell in block division. FIG. 4 shows a part of the synchronous DRAM, wherein two X decoders 61 and 62 are illustrated. A plurality of word lines W are respectively electrically connected to the outputs of the X decoders 61 and 62. A plurality of memory cell portions 630 through 63l, . . . are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 61. Similarly, a plurality of memory cell portions 640 through 64l, . . . are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 62. The individual memory cell portions 630, 63l, . . . , and 640, 64l, respectively have a plurality of memory cells and constitute a memory cell array in all of these. Although the present synchronous DRAM is configured so as to have a number of memory cell portions in a manner similar to FIG. 2, they are identical in circuit configuration to each other. For simplicity, only circuit configurations around the memory cell portions 630, 63l, 640 and 64l will be described below.

The plurality of memory cells included in the memory cell portion 630 are electrically connected to a sense amplifier 650 via two bit lines BL and BL/. The plurality of memory cells included in each of the memory cell portions 63l and 640 are electrically connected to a sense amplifier 660 through bit lines BL and BL/. Four NMOSs 67, 68, 69 and 70 corresponding to connecting means are electrically connected to each of the sense amplifiers 650 and 660. In response to the turning on and off of these NMOSs 67 through 70, the sense amplifiers 650 and 660 are respectively electrically connected to ODD data line pairs 71 and 73 through the NMOSs 67 and 68 or respectively electrically connected to EVEN data line pairs 72 and 74 different from the ODD data line pairs 71 and 73 through the NMOSs 69 and 70. Namely, the sense amplifier 650 is electrically connected to the ODD data line pair 71 or the EVEN data line pair 72, whereas the sense amplifier 660 is electrically connected to the ODD data line pair 73 or the EVEN data line pair 74. The ODD data line pair 71 consists of two data lines 71a and 71b, whereas the ODD data line pair 73 is composed of two data lines 73a and 73b. Further, the EVEN data line pair 72 consists of two data lines 72a and 72b, whereas the EVEN data line pair 74 is composed of two data lines 74a and 74b. Control on the selection and connection of these sense amplifiers is done based on driven conditions or signals on an ODD column line 750a electrically connected to the gates of the NMOSs 67 and 68 and an EVEN column line 750b electrically connected. to the gates of the NMOSs 69 and 70.

The synchronous DRAM shown in FIG. 4 is provided with a column decoder 760. The column decoder 760 is activated in synchronism with an internal clock Ci identical in frequency to an external clock Co and decodes an address supplied thereto so as to select memory cells from the memory cell array. Two drivers 770a and 770b, which serve as driver means, are respectively electrically connected to the output of the column decoder 760. The drivers 770a and 770b are respectively supplied with clocks CK1 and CK2 each obtained by dividing the frequency of the external clock Co into 1/2. However, the two clocks CK1 and CK2 are out of phase with each other by a half period. The output of the driver 770a is electrically connected to the ODD column line 750a, whereas the output of the driver 770b is electrically connected to the EVEN column line 750b.

The synchronous DRAM according to the present embodiment adopts a data line structure different from that employed in the first embodiment. Namely, signal lines 78 are respectively provided between the ODD data line pair 71 and the EVEN data line pair 72 and between the ODD data line pair 73 and the EVEN data line pair 74. The signal lines 78 may be provided between the EVEN data line pair 72 and the ODD data line pair 73. In this data line structure, however, memory cell portions 63l are divided by the signal lines 78 and it is not preferable. The signal lines 78 are respectively supplied with data line equalize signals produced from data line equalize circuits (DLE) 79. Namely, when each data line pair is activated, the level at the signal line 78 is fixed to a power source potential.

The synchronous DRAM having such a construction also obtains access to each memory cell selected under the same operation as the first embodiment. The signal lines 78 whose levels are fixed during an access operating period, interrupt between the ODD data line pair 71 and the EVEN data line pair 72 and between the ODD data line pair 73 and the EVEN data line pair 74 so as to prevent coupling from occurring.

In the second embodiment as described above, the signal lines 78 are respectively disposed between the ODD data line pairs 71 and 73 and between the EVEN data line pairs 72 and 74. It is therefore possible to prevent the coupling between the two from occurring and avoid the output of erroneous read data.

FIG. 5 is a circuit diagram of a synchronous DRAM showing a third embodiment of the present invention.

The synchronous DRAM according to the present embodiment is also configured in the entire layout shown in FIG. 1 in a manner similar to the first and second embodiments and obtains access to each memory cell in block division. FIG. 5 shows a part of the synchronous DRAM, in which two X decoders 81 and 82 are illustrated. A plurality of word lines W are respectively electrically connected to the outputs of the X decoders 81 and 82. The entire synchronous DRAM has a number of memory cell portions in a manner similar to FIG. 2. However, only a plurality of memory cell portions 830, 83l, 840 and 84l and circuit configurations therearound will be described below for simplicity. The plurality of memory cell portions 830 and 83l are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 81. Similarly, the plurality of memory cell portions 840 and 84l are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 82. The individual memory cell portions 830 and 83l, and 840 and 84l respectively have a plurality of memory cells and constitute a memory cell array in all of these.

The plurality of memory cells included in the memory cell portion 830 are electrically connected to a sense amplifier 850 via two bit lines BL and BL/. The plurality of memory cells included in each of the memory cell portions 83l and 840 are electrically connected to a sense amplifier 860 through bit lines BL and BL/. Four NMOSs 87, 88, 89 and 90 corresponding to connecting means are electrically connected to each of the sense amplifiers 850 and 860. In response to the turning on and off of these NMOSs 87 through 90, the sense amplifiers 850 and 860 are respectively electrically connected to ODD data line pairs 91 and 93 through the NMOSs 87 and 88 of these NMOSs or respectively electrically connected to EVEN data line pairs 92 and 94 different from the ODD data line pairs 91 and 93 through the NMOSs 89 and 90 thereof. Namely, the sense amplifier 850 is electrically connected to the ODD data line pair 91 or the EVEN data line pair 92, whereas the sense amplifier 860 is electrically connected to the ODD data line pair 93 or the EVEN data line pair 94. The ODD data line pair 91 consists of two data liens 91a and 91b, whereas the ODD data line pair 93 is composed of two data lines 93a and 93b. Further, the EVEN data line pair 92 consists of two data lines 92a and 92b, whereas the EVEN data line pair 94 is composed of two data lines 94a and 94b. Control on the selection and connection of these sense amplifiers is performed based on driven conditions or signals on an ODD column line 950a electrically connected to the gates of the NMOSs 87 and 88 and an EVEN column line 950b electrically connected to the gates of the NMOSs 89 and 90.

The synchronous DRAM shown in FIG. 5 is provided with a column decoder 960. The column decoder 960 is activated in synchronism with an internal clock Ci identical in frequency to an external clock Co and decodes an address supplied thereto so as to select memory cells from the memory cell array. Two drivers 970a and 970b, which serve as driver means, are respectively electrically connected to the output of each column decoder 960. The drivers 970a and 970b are respectively supplied with clocks CK1 and CK2 each obtained by dividing the frequency of the external clock Co into 1/2. However, the two clocks CK1 and CK2 are out of phase with each other by a half period. The output of the driver 970a is electrically connected to the ODD column line 950a, whereas the output of the driver 970b is electrically connected to the EVEN column line 950b.

In the synchronous DRAM according to the present embodiment, power source lines 98 are respectively provided between the ODD data line pair 91 and the EVEN data line pair 92 and between the ODD data line pair 93 and the EVEN data line pair 94. The power source lines 98 may be provided between the EVEN data line pair 92 and the ODD data line pair 93. In this structure, however, memory cell portions 830, 83l are divided by the power source lines 98 and it is not preferable. The power source lines 98 are respectively introduced from bit line equalize circuits (BE) 99 to forcefully bring the bit lines BL and BL/ to a bit line equalize potential HVCC (HVCC≅1/2 VCC in the present embodiment). That is, the level at the power source lines 98 is fixed to a bit line equalize potential HVCC.

The synchronous DRAM having such a construction also obtains access to a memory cell selected under the same operation as the first embodiment The power source lines 98 whose each potential is HVCC, interrupt between the ODD data line pair 91 and the EVEN data line pair 92 and between the ODD data line pair 93 and the EVEN data line pair 94 so as to prevent coupling from occurring.

In the third embodiment as described above, the power source lines 98 are respectively disposed between the ODD data line pairs 91 and 93 and between the EVEN data line pairs 92 and 94. It is therefore possible to prevent the coupling between the two from occurring and avoid the output of erroneous read data.

FIG. 6 is a circuit diagram of a synchronous DRAM showing a fourth embodiment of the present invention.

The synchronous DRAM according to the present embodiment is configured in the entire layout shown in FIG. 1 in a manner similar to the first through third embodiments and obtains access to each memory cell in block division. FIG. 6 shows a part of the synchronous DRAM, in which two X decoders 101 and 102 are illustrated. The entire synchronous DRAM has a number of memory cell portions in a manner similar to FIG. 2. However, only a plurality of memory cell portions 1030, 103l, 1040 and 104l and circuit configurations therearound will be described below for simplicity. A plurality of word lines W are respectively electrically connected to the outputs of the X decoders 101 and 102. The plurality of memory cell portions 1030 and 103l are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 101. Similarly, the plurality of memory cell portions 1040 and 104l are respectively electrically cascade-connected to groups of the word lines W electrically connected to the output of the X decoder 102. The individual memory cell portions 1030, 1031, 1040 and 104l respectively have a plurality of memory cells and constitute a memory cell array in all of these.

The plurality of memory cells included in the memory cell portion 1030 are electrically connected to a sense amplifier 1050 via two bit lines BL and BL/. The plurality of memory cells included in each of the memory cell portions 103l and 1040 are electrically connected to a sense amplifier 1060 through bit lines BL and BL/. Four NMOSs 107, 108, 109 and 110 corresponding to connecting means are electrically connected to each of the sense amplifiers 1050 and 1060. In response to the turning on and off of these NMOSs 107 through 110, the sense amplifiers 1050 and 1060 are respectively electrically connected to ODD data line pairs 111 and 113 through the NMOSs 107 and 108 of these NMOSs or respectively electrically connected to EVEN data line pairs 112 and 114 different from the ODD data line pairs 111 and 113 through the NMOSs 109 and 110 thereof. Namely, the sense amplifier 1050 is electrically connected to the ODD data line pair 111 or the EVEN data line pair 112, whereas the sense amplifier 1060 is electrically connected to the ODD data line pair 113 or the EVEN data line pair 114. The ODD data line pair 111 consists of two data lines 111a and 111b, whereas the ODD data line pair 113 is composed of two data lines 113a and 113b. Further, the EVEN data line pair 112 consists of two data lines 112a and 112b, whereas the EVEN data line pair 114 is composed of two data lines 114a and 114b. Control on the selection and connection of these sense amplifiers is performed based on driven conditions or signals on an ODD column line 1150a electrically connected to the gates of the NMOSs 107 and 108 and an EVEN column line 1150b electrically connected to the gates of the NMOSs 109 and 110.

The synchronous DRAM shown in FIG. 6 is provided with a column decoder 1160. The column decoder 1160 is activated in synchronism with an internal clock Ci identical in frequency to an external clock Co and decodes an address supplied thereto so as to select memory cells from the memory cell array. Two drivers 1170a and 1170b, which serve as driver means, are respectively electrically connected to the output of each column decoder 1160. The drivers 1170a and 1170b are respectively supplied with clocks CK1 and CK2 each obtained by dividing the frequency of the external clock Co into 1/2. However, the two clocks CK1 and CK2 are out of phase with each other by a half period. The output of the driver 1170a is electrically connected to the ODD column line 1150a, whereas the output of the driver 1170b is electrically connected to the EVEN column line 1150b.

In the synchronous DRAM according to the present embodiment, intervals 120 (corresponding to about 2.8 μm, for example) at which signals on the adjacent data line pairs are not degraded to an allowable value or less by their mutual interference, are respectively set between the ODD data line pair 111 and the EVEN data line pair 112 and between the ODD data line pair 113 and the EVEN data line pair 114.

The synchronous DRAM having such a construction also obtains access to a memory cell selected under the operation similar to that of each of the first through third embodiments. Since the intervals 120 reduce parasitic capacitances produced between the ODD data line pair 111 and the EVEN data line pair 112 and between the ODD data line pair 113 and the EVEN data line pair 114, the degree of coupling therebetween is reduced. Therefore, even if the EVEN data line pair 114 is precharged, for example, the initial potential of the ODD data line pair 113 for performing a read operation remains unchanged.

In the fourth embodiment as described above, since the intervals 120 for reducing the parasitic capacitances are respectively provided between the ODD data line pairs 111 and 113 and between the EVEN data line pairs 112 and 114, it is possible to avoid the output of erroneous read data due to the parasitic capacitances.

The present invention is not limited to the aforementioned embodiments and various changes can be made thereto. For example, their modifications are as follows:

Although the cross points 50 and 51 are respectively provided at the EVEN data line pairs 42 and 44 in FIG. 2, they may be provided at the ODD data line pairs 41 and 43 respectively.

Although each signal line 78 shown in FIG. 4 is provided so as to introduce the data equalize signal from the data equalize 79, it may introduce a block select signal or the like brought to a constant potential when each data line pair is active.

Further, the power source lines 98 shown in FIG. 5 are respectively fixed to the potential HVCC. However, even if the power source lines 98 are fixed to another power source potential VCC or a ground potential GND, the same effects as those obtained by the aforementioned embodiments can be brought about.

While the present invention has been described with reference to the illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to those skilled in the art on reference to this description. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4751680 *Mar 3, 1986Jun 14, 1988Motorola, Inc.Bit line equalization in a memory
US4984197 *Nov 29, 1989Jan 8, 1991Nec CorporationSemiconductor memory device having transfer gates coupled between bit line pairs and sense amplifier circuits
US5276649 *Aug 12, 1991Jan 4, 1994Mitsubishi Denki Kabushiki KaishaDynamic-type semiconductor memory device having staggered activation of column groups
US5367492 *Mar 2, 1993Nov 22, 1994Hitachi, LtdSemiconductor memory device providing reduced test time
US5487043 *Sep 14, 1994Jan 23, 1996Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having equalization signal generating circuit
US5615156 *May 27, 1994Mar 25, 1997Texas Instruments IncorporatedSemiconductor memory device having plural memory mats with centrally located reserve bit or word lines
US5684736 *Jun 17, 1996Nov 4, 1997Nuram Technology, Inc.Multilevel memory cell sense amplifier system
EP0167281A2 *May 31, 1985Jan 8, 1986Fujitsu LimitedSemiconductor memory device
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6091662 *Jun 9, 1998Jul 18, 2000Nec CorporationSemiconductor synchronous pipeline memory having data amplifiers selectively supplied with data signals
US6178491 *Mar 22, 1999Jan 23, 2001Motorola Inc.Method for storing data structures in memory using address pointers, and apparatus
Classifications
U.S. Classification365/63, 365/51, 365/149
International ClassificationG11C7/10, G11C11/409, G11C11/407
Cooperative ClassificationG11C7/10
European ClassificationG11C7/10
Legal Events
DateCodeEventDescription
Mar 1, 2011FPExpired due to failure to pay maintenance fee
Effective date: 20110112
Jan 12, 2011LAPSLapse for failure to pay maintenance fees
Aug 16, 2010REMIMaintenance fee reminder mailed
Feb 13, 2009ASAssignment
Owner name: OKI SEMICONDUCTOR CO., LTD., JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022288/0277
Effective date: 20081001
Nov 3, 2006SULPSurcharge for late payment
Year of fee payment: 7
Nov 3, 2006FPAYFee payment
Year of fee payment: 8
Jun 20, 2002FPAYFee payment
Year of fee payment: 4
Mar 28, 1997ASAssignment
Owner name: OKI ELECTRIC INDUSTRY CO., LTD., JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SATANI, NORIHIKO;MITOMA, TETSUYA;REEL/FRAME:008474/0109
Effective date: 19970304