Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.


  1. Advanced Patent Search
Publication numberUS5885850 A
Publication typeGrant
Application numberUS 08/146,099
PCT numberPCT/FR1993/000239
Publication dateMar 23, 1999
Filing dateMar 10, 1993
Priority dateMar 13, 1992
Fee statusPaid
Also published asDE69331406D1, DE69331406T2, EP0584349A1, EP0584349B1, WO1993018549A1
Publication number08146099, 146099, PCT/1993/239, PCT/FR/1993/000239, PCT/FR/1993/00239, PCT/FR/93/000239, PCT/FR/93/00239, PCT/FR1993/000239, PCT/FR1993/00239, PCT/FR1993000239, PCT/FR199300239, PCT/FR93/000239, PCT/FR93/00239, PCT/FR93000239, PCT/FR9300239, US 5885850 A, US 5885850A, US-A-5885850, US5885850 A, US5885850A
InventorsChristian Val
Original AssigneeThomson-Csf
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for the 3D interconnection of packages of electronic components, and device obtained by this method
US 5885850 A
A method for the interconnection of stacked packages encapsulating, for example, a semiconductor chip containing an integrated circuit, for example a memory. Packages with connection pins (21) are stacked and fixedly joined to each other by means of a coating of resin for example. The pins of the packages are cut so as to be flush with the faces (31, 32) of the stack (3). The connection (C) of the packages with one another and their connection to connection pads (35) of the stack is done on the faces of the stack. The connection pads are, if necessary, provided with connection pins (36).
Previous page
Next page
I claim:
1. A method of producing a plurality of blocks, each having interconnected therein a plurality of packages with each package containing at least one electronic component and having connection pins, comprising the steps of:
(a) selecting a plurality of packages of electrical components, each of said packages containing (i) at least one electronic component having connection pins, and (ii) a first insulating material embedding the component and connection pins with the component entirely surrounded by said insulating material and said pins having a portion extending outside each package;
(b) stacking (11) the packages in a plurality of blocks with the extending pins on faces of the blocks;
(c) stacking (10) the blocks;
(d) coating and joining (12) the stacked blocks fixedly together in a single stack of blocks with a second electrically insulating material, said coating surrounding and embedding the lateral sides of the stacked blocks and with the pins extending outside at least two faces of the coated stack of blocks, said first and second materials being thermo-mechanically matched;
(e) cutting (13) the pins of the packages where they extend outside said two faces of the stack of coated blocks so that they are flush with faces of the stack;
(f) forming (15) electrical connections among the pins on the faces of the stack of coated blocks; and
(g) separating the blocks of the stack from one another.
2. The method of claim 1 further comprising during the step of stacking the blocks inserting a shim (93) between two adjacent blocks (94, 95) of a stack, to facilitate said separating of said blocks (17).
3. The method of claim 2 wherein said shim is of a silicone material.
4. The method of claim 2 wherein said shim has a dimension greater than a corresponding dimension of the packages.
5. The method of claim 2 further comprising placing a substrate at the top or bottom (91, 92) of a block (94).
6. The method of claim 5 wherein at least one of said substrates (91, 92) comprises printed circuits making contact with the electrical connections.

An object of the present invention is a method for the interconnection of stacked packages as well as the device resulting therefrom, each of the packages encapsulating an electronic component such as a semiconductor chip, containing for example an integrated circuit, or an electronic circuit or a sensor; these components shall hereinafter be designated by the terms components or chips without discrimination.

The making of present-day electronic systems, for both civilian and military use, should take account of increasingly greater requirements of compactness owing to the constantly rising number of circuits that are being implemented. In this context, it has already been proposed to make stacks of integrated circuits as described, for example, in the U.S. Pat. No. 4,706,166. According to this patent, the chips themselves are positioned on a printed circuit, placed against one another perpendicularly to the printed circuit; the connection pads of each of the chips are brought to one and the same side of the chip; this side is positioned on the printed circuit, and the connections with the printed circuit are made thereon. However, this arrangement has limitations, related notably to the number of pads that it is physically possible to place on only one side of a semiconductor chip; in addition, this arrangement is costly because the chips are not standard ones (the arrangement of the pads has to be modified); finally, there is little access possible to the connections thus made and these connections, in addition, cannot be seen, whereas in certain applications they need to be seen. This drawback limits their use.

An object of the present invention is to circumvent the preceding limitations by the stacking and interconnecting no longer of chips but of packages containing the components and by using the faces of the stack as interconnection surfaces.

Thus, firstly, the above drawbacks and limitations are avoided and, secondly, the cost price of the components is reduced. For, especially when the components are semiconductor chips, there are chips in packages, generally made of plastic, that are available in the market at prices below those of the chips alone, chiefly because of the quantities manufactured. Furthermore, they are easier to test and hence cost less.

More specifically, an object of the invention is a method of interconnection as defined by claim 1, as well as a device comprising stacked and interconnected packages as defined by claim 6.

Other objects, special features and results of the invention shall emerge from the following description, illustrated by the appended drawings, of which:

FIG. 1 represents a mode of carrying out the method according to the invention;

FIGS. 2a and 2b show examples of packages capable of being inserted into the device according to the invention;

FIG. 3 shows a step for the manufacture of the device according to the invention;

FIGS. 4a to 4c show different variants of a following step in the manufacture of the device according to the invention;

FIG. 5 shows a partial view of an embodiment of the device according to the invention;

FIGS. 6a and 6b show details of the embodiment of the previous figure;

FIG. 7 shows another embodiment of the device according to the invention.

FIG. 8 shows an alternative mode of carrying out the method according to the invention;

FIG. 9 shows a step of the manufacturing method according to the previous figure.

In these different figures, the same references refer to the same elements. Furthermore, for the clarity of the drawings, the figures have not been drawn to true scale.

FIG. 1 therefore illustrates a mode of carrying out the method according to the invention.

The first step of the method, referenced 11, consists in stacking packages, each containing an electronic component, for example a semiconductor chip in which an integrated circuit is made. Each of the packages is furthermore provided with connection pins.

FIG. 2a illustrates an example of a package such as this.

This figure shows a package, with the general reference 2, that is rectangular for example. It has connection pins 21, emerging for example on two of its sides, for example on the small sides. A section has been made in the package along its big length. It is possible to distinguish therein the chip 20, generally positioned on an electrically conductive sheet 22, as well as two pins 21 that extend into the interior of the package 2 and are connected by conductive wires 19 to the connection pads (not shown) of the chip 20. In one alternative embodiment, the sheet 22 and the pins 21 are formed out of one and the same conductive sheet, the parts 21 and 22 being kept in a fixedly joined state by parts located outside a certain perimeter, a subsequent cut being made along this perimeter.

In the embodiment shown, the different elements mentioned above are embedded in a plastic material 24, epoxy resin for example, forming the package. The package shown may be, for example, of the TSOP (Thin Small Outline Package) type.

FIG. 2b shows another example of a package that may be used in the device according to the invention.

This figure, which is similar to FIG. 2a, again shows a package 2 seen in a sectional view and comprising connection pins 21, as well as the semiconductor chip 20. In FIG. 2b, since the section is not made across a pin 21, that part of the pin which is within the package 2 cannot be seen. In this variant, the package further comprises a board 23, made of a material that is a good conductor of heat and forms a conductive heat drain, this board at least partially constituting the back of the package 2.

In another alternative mode, not shown, the heat drain can be made out of the sheet 22. To this end, the sheet is extended to one of the sides of the package, preferably to a side that has no pins.

FIG. 3 shows a projection of the stack 3 of the packages 2 made during the step 11, the packages being, for example, those shown in FIG. 2a. The references 31 and 32 are used to designate the faces of the stack that include the pins 21, the reference 33 designates the upper face of the stack (parallel to the packages 2) and the reference 34 designates one of the other lateral faces.

In the next step (12, FIG. 1), the stacked packages are fixedly joined together by the coating of the entire unit with an electrically insulating material such as a polymerizable resin, for example epoxy resin. In a preferred embodiment, the coating material is chosen such that it can be thermo-mechanically matched with the material forming the package so as to facilitate the thermal dissipation of the chips by conduction through the package and the coating and prevent possible breakages due to excessive differences in the values of the expansion coefficients of the materials.

The next step (13, FIG. 1) consists in cutting the stack so that the pins 21 of the different packages are flush with the faces of the stack and also, as the case may be, the heat drains.

FIG. 4a shows the result of this step 13 in the case of the packages illustrated in FIG. 2a.

The faces 32, 33 and 34 of the stack 3 can be seen in this figure. The pins 21 are seen again: they are now flush with the face 32. The packages 2 are represented by dashes as they can no longer be seen because of the coating material.

FIG. 4b shows a view similar to that of FIG. 4a, but relates to the packages shown in FIG. 2b. The stack, which is still referenced 3, is formed by packages 2, each having a heat drain 23. These packages are flush with the lateral faces of the stack, i.e. the face 34 and the face opposite to it, just as the pins 21 of the packages are flush with the faces 31 and 32.

FIG. 4c is a variant of the preceding figure which further comprises a heat sink 36, for example a ribbed radiator type of heat sink, positioned on the face 34 of the stack 3 with which the conductive heat drains 23 are flush. A heat sink of the same type may be positioned on the face of the stack which is opposite the face 34 and with which the conductive heat drains 23 may also be flush.

The heat sink 36 may be fastened for example by bonding, by means of an epoxy bonder for example, either directly to the face of the stack or after the metallization of the stack as described hereinafter.

The next step (14, FIG. 1) consists in depositing one (or more) conductive layers, made of metal for example, on all the faces of the previously made stack 3.

The next step (15, FIG. 1) consists in making connections linking the pins 21 to one another on the faces of the stack 3, using the above metal layer.

FIG. 5 is a fractional view of a stack according to the invention on which exemplary connections are illustrated.

This figure shows the stack 3, the faces 31, 33 and 34 of which can be seen. The figure also shows the packages 2 in dashes and their connection pins 21 flush with the face 31. On one or more of its faces, for example the face 33, the stack 3 has pads 35, called stack pads, for its electrical connection to external circuits. The pins 21 are interconnected to one another and at the same time, when necessary, they are connected to the stack pads 35 by means of connections C.

As an example, the figure shows the case where the packages 2 contain memories. In this case, all their homologous pins are connected to one another and to a stack pad 35 except one pin, referenced 25, for each of the packages. This pin 25 which corresponds to the memory selection input is connected, for each package, individually to a distinct stack pad 35. Naturally, if the packages comprise more pins such as 25, requiring connection individually to a distinct pad, then the same procedure is used for each of them.

FIGS. 6a and 6b illustrate an embodiment of the connections C in greater detail.

FIG. 6a shows a fractional and enlarged view of a piece A of the stack of FIG. 5, in which a connection C and a stack pad 35 are seen. FIG. 6b shows a sectional view along an axis BB of FIG. 6a.

Each of the connections C is formed by two etchings 51 and 52, made by means of a laser which locally destroys the conductive layer, referenced M, and reveals the insulating material, referenced D, used to fixedly hold the stack together. This material has been shown in dashes in FIG. 6a for the clarity of the drawing. In this way, the electrical insulation of the connection C from the rest of the layer M is achieved. The stack pads 35 may advantageously be made by the same laser etching technique as the one shown in FIG. 6a.

Another method of making the connections C consists first of all in making grooves in the coating material of the stack 3, at the level where the pins 21 are flush, so as to reveal the ends of these pins, and in making these grooves according to the design chosen for the connections C. These grooves may be made by laser. Then an electrically conductive layer (of metal for example) is deposited on the entire stack, the faces and the grooves. Finally, the conductive layer is removed from the plane surfaces of the stack (by polishing or by laser for example) so as to let it remain only in the grooves where it forms the desired connections.

Other methods of making the connections C, such as photolithography for example, are of course possible.

It must be noted that the connections C and the stack pads 35 may be positioned on any faces of the stack or even on all the faces, the choice being made according to the application. Should the packages 2 comprise a conductive heat drain 23, as shown for example in FIG. 2b, this conductive heat drain may be made of an electrically insulating material (aluminium nitride or silicon carbide for example) if it is desired to position pins 21 and/or to form connections C on the faces with which the drains 23 are flush.

The last step of the method shown in FIG. 1, referenced 16, consists in fastening connection pins to the stack, as shown in FIG. 7.

This figure again shows the stack 3, the faces 32, 33 and 34 of which can be seen, as well as the pins 21 of the packages, flush with the face 32. By way of an example, certain of the connections C connecting pins 21 to the stack pads are shown. However, these stack pads cannot be seen here because they are covered by the ends of pins 36 of two grates 37 for example, the pins 36 being designed to form the connection pins of the stack, after cutting along a plane XY, as is known in the field of the encapsulation of components.

The last-mentioned step is optional. For, a stack 3 is not necessarily provided with connection pins. It may be mounted flat, i.e. either by direct soldering on its stack pads to a printed circuit, the packages being then positioned in parallel or perpendicularly to the circuit, or to another stack or by means of adapted grates.

In one variant mode of manufacture, a stacking of blocks is made, these stacks themselves being formed by stacked packages, to increase the number of packages processed simultaneously and, consequently, to reduce the cost. This variant is shown in FIG. 8.

The first step 11 consists, as above, in stacking the packages to form a block.

The second step, referenced 10, consists in stacking a certain number of blocks thus obtained, adding certain interposed layers as shown in FIG. 9. For example, it is possible in this way to stack about twenty blocks.

FIG. 9 shows, for example, two blocks, 94 and 95, seen in a sectional view, each constituted for example by eight packages 2 and each comprising, for example, a heat drain 23 that may or may not extend over the whole length of the package. Between the two blocks 94 and 95, there is a shim 93, designed to enable the subsequent separation of the blocks: for this purpose, its dimensions are greater than those of the packages. It is made of silicone for example. In the variant shown, in addition two printed circuit type substrates have been placed on either side of each block, referenced 91 and 92, making it easy to route the connections. The printed circuits are, for example, bonded (layer 96) to the packages 2 and fixedly joined to each other by the interposed element 93. The circuits 91 and 92 may also be replaced by insulating shims, made of epoxy for example.

All the blocks are then joined together by an insulator material D, as the packages were earlier (step 12), and then cut out or ground (step 13). FIG. 9 shows the two blocks at the end of the step 13.

The above-mentioned steps 14 and 15 are carried out on the stack of the blocks and then, in a step 17, the blocks are separated. Thus, a certain number of operations, notably the making of the connections on the lateral faces of the blocks, have been carried out collectively on a large number of blocks. It is of course possible to then carry out an operation for the fastening of connection pins.

A description has thus been given of a 3D interconnection device for packages containing electronic components, said device having numerous advantages:

it enables a high density of components: for, the packages here are stacked, and this is done without any spacing between the packages;

it can be used with packages having connection pins on any number of sides: for, the invention does not require that one or two of the lateral faces should be free of pins;

it can be applied to the stacking of any number of packages;

it provides for efficient heat matching as well as efficient heat sink properties;

its production cost is low, notably because it lends itself to the use of packages when they are taken out of the mold, when they are still joined together in strip form: the strips are then stacked as described here above for the packages, and several stacks may thus be made in a group.

The invention is not limited to the particular examples described here above, and different variants are possible. Thus, the figures illustrate the stack of packages having substantially the same size, but this is not necessary: when the packages have different sizes, the invention can be applied provided that all the packages are positioned according to the dimensions of the largest one by using, for each package, a printed circuit type of support to which the package is connected, it being possible for this printed circuit to be a multilayer element, thus making it easy to route the connections.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3029495 *Apr 6, 1959Apr 17, 1962Doctor Norman JElectrical interconnection of miniaturized modules
US3370203 *Jul 19, 1965Feb 20, 1968United Aircraft CorpIntegrated circuit modules
US4487993 *Aug 15, 1983Dec 11, 1984General Electric CompanyHigh density electronic circuits having very narrow conductors
US4525921 *Jul 25, 1983Jul 2, 1985Irvine Sensors CorporationHigh-density electronic processing package-structure and fabrication
US4551629 *Jan 23, 1984Nov 5, 1985Irvine Sensors CorporationDetector array module-structure and fabrication
US4706166 *Apr 25, 1986Nov 10, 1987Irvine Sensors CorporationHigh-density electronic modules--process and product
US4794092 *Nov 18, 1987Dec 27, 1988Grumman Aerospace CorporationSingle wafer moated process
US4877752 *Oct 31, 1988Oct 31, 1989The United States Of America As Represented By The Secretary Of The Army3-D packaging of focal plane assemblies
US4953005 *Apr 15, 1988Aug 28, 1990Xoc Devices, Inc.Packaging system for stacking integrated circuits
US4983533 *Oct 28, 1987Jan 8, 1991Irvine Sensors CorporationHigh-density electronic modules - process and product
US5019946 *Sep 27, 1988May 28, 1991General Electric CompanyHigh density interconnect with high volumetric efficiency
US5043794 *Sep 24, 1990Aug 27, 1991At&T Bell LaboratoriesIntegrated circuit package and compact assemblies thereof
US5075253 *Sep 12, 1990Dec 24, 1991Advanced Micro Devices, Inc.Method of coplanar integration of semiconductor IC devices
US5279029 *May 11, 1993Jan 18, 1994Staktek CorporationUltra high density integrated circuit packages method
EP0354708A2 *Aug 1, 1989Feb 14, 1990Texas Instruments IncorporatedGeneral three dimensional packaging
EP0490739A1 *Dec 6, 1991Jun 17, 1992Thomson-CsfInterconnection method and device for three-dimensional integrated circuits
EP0516096A2 *May 27, 1992Dec 2, 1992Fujitsu LimitedSemiconductor device unit having holder and method of mounting semiconductor devices using holder
JPS62293749A * Title not available
WO1988008203A1 *Apr 15, 1988Oct 20, 1988Xoc Devices, Inc.Packaging system for stacking integrated circuits
WO1992003035A1 *Aug 1, 1991Feb 20, 1992Staktek CorporationUltra high density integrated circuit packages, method and apparatus
Non-Patent Citations
1 *Val, Christian: 3 D Interconnection for Ultra Dense Multichip Modules , 1990, pp. 814 821.
2Val, Christian: 3-D Interconnection for Ultra-Dense Multichip Modules, 1990, pp. 814-821.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6426559Jun 29, 2000Jul 30, 2002National Semiconductor CorporationMiniature 3D multi-chip module
US6683373Aug 8, 2000Jan 27, 2004AlcatelMethod of modifying connecting leads and thinning bases of encapsulated modular electronic components to obtain a high-density module, and a module obtained thereby
US6716672Jan 30, 2001Apr 6, 20043D PlusThree dimensional interconnection method and electronic device obtained by same
US6809367Dec 12, 2000Oct 26, 20043D PlusDevice for interconnecting, in three dimensions, electronic components
US7476965Sep 7, 2005Jan 13, 20093D PlusElectronic device with integrated heat distributor
US7635639Jun 30, 2004Dec 22, 20093D PlusMethod for the interconnection of active and passive components and resulting thin heterogeneous component
US7777321Oct 25, 2005Aug 17, 2010Gann Keith DStacked microelectronic layer and module with three-axis channel T-connects
US7872339Oct 19, 2004Jan 18, 2011Keith GannVertically stacked pre-packaged integrated circuit chips
US7877874Dec 19, 2006Feb 1, 20113D PlusProcess for the collective fabrication of 3D electronic modules
US7951649Aug 3, 2007May 31, 20113D PlusProcess for the collective fabrication of 3D electronic modules
US8012803Sep 6, 2011Aprolase Development Co., LlcVertically stacked pre-packaged integrated circuit chips
US8136237Jan 28, 2008Mar 20, 20123D PlusMethod of interconnecting electronic wafers
US8243468Apr 3, 2006Aug 14, 20123D PlusLow-thickness electronic module comprising a stack of electronic packages provided with connection balls
US8264853Nov 30, 2006Sep 11, 20123D Plus3D electronic module
US8359740Dec 18, 2009Jan 29, 20133D PlusProcess for the wafer-scale fabrication of electronic modules for surface mounting
US8461542Sep 1, 2009Jun 11, 2013Koninklijke Philips Electronics N.V.Radiation detector with a stack of converter plates and interconnect layers
US8546190Mar 9, 2010Oct 1, 20133D PlusMethod for positioning chips during the production of a reconstituted wafer
US8567051 *Oct 24, 2008Oct 29, 20133D PlusProcess for the vertical interconnection of 3D electronic modules by vias
US20020191380 *Dec 12, 2000Dec 19, 2002Christian ValMethod and device for interconnecting, electronic components in three dimensions
US20050012188 *Oct 15, 2002Jan 20, 2005Christian ValDevice for the hermetic encapsulation of a component that must be protected against all stresses
US20050077621 *Oct 19, 2004Apr 14, 2005Keith GannVertically stacked pre-packaged integrated circuit chips
US20060043563 *Oct 25, 2005Mar 2, 2006Gann Keith DStacked microelectronic layer and module with three-axis channel T-connects
US20070117369 *Jun 30, 2004May 24, 20073D PlusMethod for interconnecting active and passive components, and a resulting thin heterogeneous component
US20070262443 *Sep 7, 2005Nov 15, 20073D PlusElectronic Device with Integrated Heat Distributor
US20080170374 *Apr 3, 2006Jul 17, 20083D PlusLow-Thickness Electronic Module Comprising a Stack of Electronic Packages Provided with Connection Balls
US20080289174 *Dec 19, 2006Nov 27, 20083D PlusProcess for the Collective Fabrication of 3D Electronic Modules
US20080316727 *Nov 30, 2006Dec 25, 20083D Plus3D Electronic Module
US20090209052 *Aug 3, 2007Aug 20, 20093D PlusProcess for the collective fabrication of 3d electronic modules
US20090260228 *Oct 22, 20093D PlusProcess for the vertical interconnection of 3d electronic modules by vias
US20100009499 *Sep 18, 2009Jan 14, 2010Gann Keith DStacked microelectronic layer and module with three-axis channel t-connects
US20100063596 *Mar 6, 2007Mar 11, 2010Smith & Nephew Orthopaedics AgJoint socket and hip endoprosthesis having the same
US20100276081 *Jan 28, 2008Nov 4, 20103D PlusMethod of interconnecting electronic wafers
US20110045635 *Sep 27, 2010Feb 24, 2011Keith GannVertically stacked pre-packaged integrated circuit chips
US20110168904 *Sep 1, 2009Jul 14, 2011Konninklijk Philips Electronics N.V.Radiation detector with a stack of converter plates and interconnect layers
EP1075021A1 *Aug 2, 2000Feb 7, 2001AlcatelMethod of making a high density module made from electronic components, modules, encapsulations and module so obtained
EP1360882A1 *Jan 25, 2002Nov 12, 2003Irvine Sensors CorporationA stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
EP1360882A4 *Jan 25, 2002May 6, 2009Irvine Sensors CorpA stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
EP1724835A1 *May 17, 2005Nov 22, 2006Irvine Sensors CorporationElectronic module comprising a layer containing integrated circuit die and a method for making the same
WO2001009941A1 *Aug 2, 2000Feb 8, 2001AlcatelMethod for obtaining a high density module, based on encapsulated modular electronic components and resulting module
WO2001059841A1 *Jan 30, 2001Aug 16, 20013D PlusThree-dimensional interconnection method and electronic device obtained by same
Legal Events
Nov 10, 1993ASAssignment
Effective date: 19931020
Aug 21, 2002FPAYFee payment
Year of fee payment: 4
Sep 1, 2006FPAYFee payment
Year of fee payment: 8
Aug 30, 2010FPAYFee payment
Year of fee payment: 12