|Publication number||US5965461 A|
|Application number||US 08/905,109|
|Publication date||Oct 12, 1999|
|Filing date||Aug 1, 1997|
|Priority date||Aug 1, 1997|
|Publication number||08905109, 905109, US 5965461 A, US 5965461A, US-A-5965461, US5965461 A, US5965461A|
|Inventors||Chih-Yuh Yang, Scott A. Bell, Daniel Steckert|
|Original Assignee||Advanced Micro Devices, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Non-Patent Citations (4), Referenced by (44), Classifications (17), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to semiconductor devices and manufacturing processes, and more particularly to methods for forming conductive gates within a semiconductor device using a spin-on bottom anti-reflective coating (BARC) and a photoresist mask.
A continuing trend in semiconductor technology is to build integrated circuits with more and/or faster semiconductor devices. The drive toward this ultra large scale integration has resulted in continued shrinking of device and circuit dimensions and features. In integrated circuits having field-effect transistors, for example, one very important process step is the formation of the gate for each of the transistors, and in particular the dimensions of the gate. In many applications, the performance characteristics (e.g., switching speed) and size of the transistor are functions of the size (e.g., width) of the transistor's gate. Thus, for example, a narrower gate tends to produce a higher performance transistor (e.g., faster) that is inherently smaller in size (e.g., narrower width).
As is often the case, however, there are limitations to existing techniques that reduce their effectiveness or even exclude their use in fabricating the next generation of integrated circuit devices. For example, the limitations of conventional lithographic techniques and tools, which are used to pattern the gates during fabrication, are quickly being realized. Accordingly, there is a continuing need for more efficient and effective fabrication processes for forming transistor gates that are smaller and/or exhibit higher performance.
The present invention provides methods for forming a gate or other conductive line on a semiconductor substrate. The methods use an organic bottom anti-reflective coating (BARC) to form an initial resist mask, and an additional etching process to further trim the features of the resist mask before etching through one or more underlying layers in a wafer stack.
Thus, in one embodiment of the present invention, a method is provided for forming a gate structure from a semiconductor wafer stack. The method includes depositing an organic BARC on a conductive layer. Next, the method includes depositing a resist layer on the BARC, and forming a first resist mask with the resist layer using the BARC to provide increased process control. The first resist mask includes at least one initial line having an initial width. The method then includes forming a second resist mask by isotropically etching the first resist mask, such that portions of the initial line are removed to form a final line having a final width. As such, the final width is narrower than the initial width. Next, the method includes etching through selected portions of the gate conductive layer to form a gate from the gate conductive layer. The result is that the gate has a width substantially equal to the final width of the final resist mask as previously patterned. As such, in certain embodiments, the resulting gate is advantageously narrower than the reliable patterning limitations of the lithographic technology applied during the formation of the initial resist mask.
The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements in which;
FIG. 1 depicts a cross-section of a portion of a semiconductor wafer that has been prepared for gate conductor formation, in accordance with an embodiment of the present invention;
FIG. 2 depicts the portion of FIG. 1 following formation of an initial resist mask, in accordance with an embodiment of the present invention;
FIG. 3 depicts the portion of FIG. 2 following a trim etch process that trims the initial resist mask into a final resist mask, in accordance with an embodiment of the present invention;
FIG. 4 depicts the portion of FIG. 3 following a gate conductive layer etching process, in accordance with an embodiment of the present invention; and
FIG. 5 depicts the portion of FIG. 4 following a resist mask removal process, in accordance with an embodiment of the present invention.
The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention can be practiced in conjunction with integrated circuit fabrication techniques currently used in the art, and only so much of the commonly practiced process steps are included as are necessary for an understanding of the present invention. The figures representing cross-sections of portions of an integrated circuit device during fabrication are not drown to scale, but instead are drawn so as to illustrate the important features of the present invention.
In accordance with the present invention, there are provided a methods for forming at least one gate within an integrated circuit using an organic, spin-on film as a bottom anti-reflective coating (BARC), and a trim etch process that controllably trims or reduces the critical dimension (CD) of the gate pattern in the resist mask. By reducing the CD of the initial gate pattern, the methods of the present invention allow smaller gates to be formed and thereby extend the capabilities of typical lithographic techniques beyond their current resolution limitations.
With this in mind, FIG. 1 depicts a cross-section of a portion 10 of a semiconductor device being fabricated on a semiconductor wafer, in accordance with the present invention. Portion 10 includes a wafer stack 11 having a plurality of layers including a substrate 12 and a gate conductive layer 14. As depicted, there is also a BARC 16 and a resist layer 18. BARC 16 is preferably a conventional spin-on organic material, such as, for example, polymides, polysulfones, and/or the like, that forms a thin film over gate conductive layer 14. Organic materials, such as these, and techniques for applying them in thin films are well known to those skilled in the art. Resist layer 18, in certain embodiments, is a conventional deep-UV resist material applied to BARC 16 using conventional techniques. In accordance with one embodiment of the present invention, substrate 12 includes a silicon layer, approximately 2 mm thick. Additionally, portion 10 preferably includes a thin oxide layer 13 that acts as a barrier between gate conductive layer 14 and the lower portions of substrate 12. For example, in one embodiment of the present invention, thin oxide layer 13 is an oxide film that is approximately 55Å thick. Gate conductive layer 14, in one embodiment, is a layer of polycrystalline silicon, approximately 1,700Å thick, which is formed on top of substrate 12.
BARC 16 is preferably configured, or tuned, to suppress interference waves and/or standing waves associated with a particular wavelength, which are often produced by one or more underlying layers during the patterning of resist layer 18 to form an initial resist mask 20, as in FIG. 2. Without BARC 16, the interference waves tend to limit the patterning and resolution capabilities of the resist mask. For example, BARC 16, in accordance with one embodiment of the present invention, is tuned through process conditions to absorb deep-UV wavelengths (e.g., 248 nm) during the creation of initial resist mask 20 using conventional deep-UV lithography techniques.
Thus when combined with the proper lithographic techniques, BARC 16 allows for better process control in the resist patterning which allows for the subsequent formation of smaller gates.
In FIGS. 2 through 4, portion 10 is depicted within a dashed line box that represents a reactor chamber 40 in which the etching processes of the present invention are conducted. Additionally, a biasing power supply 42 is depicted as a block diagram in FIGS. 2 through 4. Biasing power supply 42 is a conventional power supply that is configured to supply electrical power to the plasma reactor during certain etching processes.
As shown in FIG. 2, initial resist mask 20 has an initial line width 21. In accordance with the present invention, the initial line width 21 of the initial resist mask 20 is wider than the desired gate to be formed. As such, a trim etch process is required, in accordance with the present invention, to further reduce the initial line width 21 to match the desired gate width. For example, a typical deep-UV stepper in certain embodiments provides reliable resolution capabilities down to approximately 0.25 microns. To provide for a gate width that is less than 0.25 microns, such as, 0.18, 0.15 or narrower, the 0.25micron wide initial line is controllably etched until a 0.18, 0.15 or narrower final line remains.
Thus, the trim etch process, in accordance with one embodiment of the present invention, includes isotropically etching away a portion of initial resist mask 20 and BARC 16 to produce a final resist mask 22, as depicted in FIG. 3, that has a final line width 23 that is approximately equal to the desired gate width.
The novel trim etch process etching recipe, in accordance with the present invention, is preferably used to controllably etch a semiconductor wafer as described above within a plasma etching tool, such as, a reactive ion etching (RIE) plasma system, for example, an AMAT P5000 available from Applied Materials of Santa Clara, Calif. However, those skilled in the art will recognize that the various parameters associated with the etching process and recipe are adjustable for differing arrangements, semiconductor wafers, layer stacks, layer materials, etching tools, and other common semiconductor manufacturing apparatus. For example, the etching recipe of the present invention is readily adaptable for use in a high density plasma etching system, such as, for example, the AMAT DPS system available from Applied Materials, or a LAM TCP system available from LAM Research of Fremont, Calif. It is further recognized that the present invention can be practiced with or without all of the parameters being adjusted or provided as described herein.
The trim etch process, in accordance with one embodiment of the present invention, preferably includes isotropically etching away portions of initial resist mask 20 using a mixture of HBr and O2.
By way of example, in one embodiment an AMAT MxP5000 RIE plasma system is supplied with a mixture of gases at a rate that is preferably between approximately 30 to 80 sccm. This preferred gas mixture includes between approximately 10 to 30 sccm of HBr and 20 to 50 sccm of O2, and more preferably approximately 15 sccm of HBr and 45 sccm of O2. Additionally, in this embodiment, a biasing power of approximately 300 Watts (W) is also supplied to reactor chamber 40. It is also preferred that the pressure in reactor chamber 40 be maintained at approximately 100 mT.
FIG. 4 depicts portion 10 of FIG. 3 following a gate conductive layer etching process in which exposed portions of gate conductive layer 14 are etched away. As depicted, the gate conductive layer etching process, which is preferably an anisotropic etching process, removed the exposed portions of gate conductive layer 16 and stopped on substrate 12. Thus, for example, if gate conductive layer 14 is a layer of polysilicon then the gate conductive layer etching process will preferably have a high-selectivity to the material on top of substrate 12, such as, for example, an oxide layer. The result of the gate conductive layer etching process is that a gate 26 is formed having substantially the same width as final line width 23.
Next, in FIG. 5, portion 10 of FIG. 4 has had the remaining portions of final resist mask 22 and BARC 16 removed, for example, using a conventional resist stripping technique. As a result, gate 23 is fully exposed and can then be used to form completed transistors in subsequent fabrication processes.
Thus, the use of an organic spin-on BARC and a trim etch process, in accordance with the present invention, allows for a gate having a smaller CD which tends to translate to improved performance and increased circuit density beyond the limits of current lithography. Moreover, the various embodiments of the present invention use a known technology, that is conventional spin-on BARC materials and processes, to provide a reliable and/or predictable BARC layer. Thus, by using a spin-on BARC, the complexity of the gate patterning/formation process is not overly burdened and the number of etching processes tend to be minimized. For example, in certain embodiments of the present invention, spin-on BARC 16 is etched in the same etching process as resist layer 18.
Although the present invention has been described and illustrated in detail, it is to be clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5392124 *||Dec 17, 1993||Feb 21, 1995||International Business Machines Corporation||Method and apparatus for real-time, in-situ endpoint detection and closed loop etch process control|
|US5431770 *||Oct 13, 1993||Jul 11, 1995||At&T Corp.||Transistor gate formation|
|US5545578 *||May 15, 1995||Aug 13, 1996||Samsung Electronics Co., Ltd.||Method of maufacturing a semiconductor device having a low resistance gate electrode|
|US5567631 *||Nov 13, 1995||Oct 22, 1996||Taiwan Semiconductor Manufacturing Company||Method of forming gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology|
|US5580700 *||Jun 2, 1995||Dec 3, 1996||Hoechst Celanese Corporation||Metal ion reduction in bottom anti-reflective coatings for use in semiconductor device formation|
|US5600165 *||Jul 26, 1995||Feb 4, 1997||Sony Corporation||Semiconductor device with antireflection film|
|US5620912 *||Jun 5, 1995||Apr 15, 1997||Lg Semicon Co., Ltd.||Method of manufacturing a semiconductor device using a spacer|
|US5804088 *||Jul 12, 1996||Sep 8, 1998||Texas Instruments Incorporated||Intermediate layer lithography|
|EP0753763A1 *||Jul 15, 1996||Jan 15, 1997||Texas Instruments Incorporated||Improvements in or relating to semiconductor devices|
|EP0753764A1 *||Jul 15, 1996||Jan 15, 1997||Texas Instruments Incorporated||Improvements in or relating to semiconductor devices|
|EP0753885A1 *||Jul 15, 1996||Jan 15, 1997||Texas Instruments Incorporated||Improvements in or relating to semiconductor devices|
|1||G.V. Thakar, V.M. McNeil, S.K. Madan, B.R. Riemenschneider, D.M. Rogers, J.A. McKee, R. H. Eklund and R.A. Chapman, "A Manufacturable High Performance Ouarter Micron CMOS Technolgy Using I-Line Lithography and Gate Linewidth Reduction Etch Process", IEEE 1996, p. 216-217.|
|2||*||G.V. Thakar, V.M. McNeil, S.K. Madan, B.R. Riemenschneider, D.M. Rogers, J.A. McKee, R. H. Eklund and R.A. Chapman, A Manufacturable High Performance Ouarter Micron CMOS Technolgy Using I Line Lithography and Gate Linewidth Reduction Etch Process , IEEE 1996, p. 216 217.|
|3||Wei W. Lee, Qizhi He, Maureen Hanratty, Dary Rogers, Amitava Chatterjee, Robert Kraft and Richard A. Chapman, "Fabrication of 0.06 um Poly-Si Gate Using DUV Lithography With a Designed SiX OY NZ Film as an Arc and Hardmask", IEEE, Jan., 1997, p. 131-132.|
|4||*||Wei W. Lee, Qizhi He, Maureen Hanratty, Dary Rogers, Amitava Chatterjee, Robert Kraft and Richard A. Chapman, Fabrication of 0.06 um Poly Si Gate Using DUV Lithography With a Designed Si X O Y N Z Film as an Arc and Hardmask , IEEE, Jan., 1997, p. 131 132.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6110837 *||Apr 28, 1999||Aug 29, 2000||Worldwide Semiconductor Manufacturing Corp.||Method for forming a hard mask of half critical dimension|
|US6121123 *||Sep 5, 1997||Sep 19, 2000||Advanced Micro Devices, Inc.||Gate pattern formation using a BARC as a hardmask|
|US6191016 *||Jan 5, 1999||Feb 20, 2001||Intel Corporation||Method of patterning a layer for a gate electrode of a MOS transistor|
|US6362111 *||Aug 25, 1999||Mar 26, 2002||Texas Instruments Incorporated||Tunable gate linewidth reduction process|
|US6383941||Jul 6, 2000||May 7, 2002||Applied Materials, Inc.||Method of etching organic ARCs in patterns having variable spacings|
|US6420097||May 2, 2000||Jul 16, 2002||Advanced Micro Devices, Inc.||Hardmask trim process|
|US6492068||Jan 7, 2000||Dec 10, 2002||Kawasaki Steel Corporation||Etching method for production of semiconductor devices|
|US6514871||Jun 19, 2000||Feb 4, 2003||Advanced Micro Devices, Inc.||Gate etch process with extended CD trim capability|
|US6518175||Jan 29, 2001||Feb 11, 2003||Advanced Micro Devices, Inc.||Process for reducing critical dimensions of contact holes, vias, and trench structures in integrated circuits|
|US6537866||Oct 18, 2000||Mar 25, 2003||Advanced Micro Devices, Inc.||Method of forming narrow insulating spacers for use in reducing minimum component size|
|US6558965||Jul 11, 2001||May 6, 2003||Advanced Micro Devices, Inc.||Measuring BARC thickness using scatterometry|
|US6589709||Mar 28, 2001||Jul 8, 2003||Advanced Micro Devices, Inc.||Process for preventing deformation of patterned photoresist features|
|US6589713||Jan 29, 2001||Jul 8, 2003||Advanced Micro Devices, Inc.||Process for reducing the pitch of contact holes, vias, and trench structures in integrated circuits|
|US6605546||Jul 11, 2001||Aug 12, 2003||Advanced Micro Devices, Inc.||Dual bake for BARC fill without voids|
|US6630288 *||Mar 28, 2001||Oct 7, 2003||Advanced Micro Devices, Inc.||Process for forming sub-lithographic photoresist features by modification of the photoresist surface|
|US6642152||Mar 19, 2001||Nov 4, 2003||Advanced Micro Devices, Inc.||Method for ultra thin resist linewidth reduction using implantation|
|US6653231||Mar 28, 2001||Nov 25, 2003||Advanced Micro Devices, Inc.||Process for reducing the critical dimensions of integrated circuit device features|
|US6716571 *||Mar 28, 2001||Apr 6, 2004||Advanced Micro Devices, Inc.||Selective photoresist hardening to facilitate lateral trimming|
|US6774365||Mar 28, 2001||Aug 10, 2004||Advanced Micro Devices, Inc.||SEM inspection and analysis of patterned photoresist features|
|US6815359||Mar 28, 2001||Nov 9, 2004||Advanced Micro Devices, Inc.||Process for improving the etch stability of ultra-thin photoresist|
|US6828259||Dec 14, 2001||Dec 7, 2004||Advanced Micro Devices, Inc.||Enhanced transistor gate using E-beam radiation|
|US6869888||Jul 11, 2001||Mar 22, 2005||Advanced Micro Devices, Inc.||E-beam flood exposure of spin-on material to eliminate voids in vias|
|US6884722||Sep 27, 2001||Apr 26, 2005||International Business Machines Corporation||Method of fabricating a narrow polysilicon line|
|US6893958||Apr 26, 2002||May 17, 2005||Micron Technology, Inc.||Methods for preventing cross-linking between multiple resists and patterning multiple resists|
|US7005386||Sep 5, 2003||Feb 28, 2006||Advanced Micro Devices, Inc.||Method for reducing resist height erosion in a gate etch process|
|US7029959 *||May 6, 2003||Apr 18, 2006||Advanced Micro Devices, Inc.||Source and drain protection and stringer-free gate formation in semiconductor devices|
|US7029998||Dec 19, 2003||Apr 18, 2006||Dongbuanam Semiconductor Inc.||Formation method of gate electrode in a semiconductor process|
|US7030027||Nov 20, 2000||Apr 18, 2006||Kawasaki Microelectronics, Inc.||Etching methods and apparatus for producing semiconductor devices|
|US7078760||Oct 22, 2004||Jul 18, 2006||Micron Technology, Inc.||Intermediate semiconductor device structure including multiple photoresist layers|
|US7122455 *||Mar 1, 2004||Oct 17, 2006||Advanced Micro Devices, Inc.||Patterning with rigid organic under-layer|
|US7211855||Apr 25, 2006||May 1, 2007||Micron Technology, Inc.||Intermediate semiconductor device structure including multiple photoresist layers|
|US7662718||Mar 9, 2006||Feb 16, 2010||Micron Technology, Inc.||Trim process for critical dimension control for integrated circuits|
|US7910483||Feb 2, 2010||Mar 22, 2011||Micron Technology, Inc.||Trim process for critical dimension control for integrated circuits|
|US20020139773 *||Mar 28, 2001||Oct 3, 2002||Advanced Micro Devices, Inc.||Selective photoresist hardening to facilitate lateral trimming|
|US20020142607 *||Mar 28, 2001||Oct 3, 2002||Advanced Micro Devices, Inc.||Process for improving the etch stability of ultra-thin photoresist|
|US20030203644 *||Apr 26, 2002||Oct 30, 2003||Coursey Belford T.||Methods for preventing cross-linking between multiple resists and patterning multiple resists|
|US20040018450 *||Jul 25, 2002||Jan 29, 2004||United Microlectronics Corp.||Method for transferring patterns|
|US20040077169 *||Sep 27, 2001||Apr 22, 2004||International Business Machines Corporation||Method of fabricating a narrow polysilicon line|
|US20040129880 *||Mar 28, 2001||Jul 8, 2004||Advanced Micro Devices, Inc.||Sem inspection and analysis of patterned photoresist features|
|US20040132273 *||Dec 19, 2003||Jul 8, 2004||Anam Semiconductor Inc.||Formation method of gate electrode in semiconductor|
|US20050112479 *||Oct 22, 2004||May 26, 2005||Coursey Belford T.||Methods of preventing cross-linking between multiple resists and patterning multiple resists|
|US20060177977 *||Feb 8, 2005||Aug 10, 2006||The Hong Kong University Of Science And Technology||Method for patterning fins and gates in a FinFET device using trimmed hard-mask capped with imaging layer|
|US20070212889 *||Mar 9, 2006||Sep 13, 2007||Abatchev Mirzafer K||Trim process for critical dimension control for integrated circuits|
|US20100173498 *||Feb 2, 2010||Jul 8, 2010||Micron Technology, Inc.||Trim process for critical dimension control for integrated circuits|
|U.S. Classification||438/717, 257/E21.256, 257/E21.206, 257/E21.314, 438/734, 438/725, 438/952|
|International Classification||H01L21/3213, H01L21/311, H01L21/28|
|Cooperative Classification||Y10S438/952, H01L21/31138, H01L21/28123, H01L21/32139|
|European Classification||H01L21/3213D, H01L21/311C2B, H01L21/28E2B30|
|Mar 27, 1998||AS||Assignment|
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, CHIH-YUH;BELL, SCOTT A.;STECKERT, DANIEL;REEL/FRAME:009080/0788;SIGNING DATES FROM 19980313 TO 19980318
|Apr 4, 2003||FPAY||Fee payment|
Year of fee payment: 4
|Mar 20, 2007||FPAY||Fee payment|
Year of fee payment: 8
|Mar 23, 2011||FPAY||Fee payment|
Year of fee payment: 12