|Publication number||US5981303 A|
|Application number||US 08/895,523|
|Publication date||Nov 9, 1999|
|Filing date||Jul 17, 1997|
|Priority date||Sep 16, 1994|
|Also published as||US6187604, US6426234, US6620640, US20010018222, US20020137242|
|Publication number||08895523, 895523, US 5981303 A, US 5981303A, US-A-5981303, US5981303 A, US5981303A|
|Inventors||Terry L. Gilton|
|Original Assignee||Micron Technology, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Non-Patent Citations (38), Referenced by (15), Classifications (8), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of application Ser. No. 08/307,960, filed Sep. 16, 1994.
This invention relates to field emission devices, and more particularly to a method of fabricating field emitters useful in displays.
Cathode ray tube (CRT) displays, such as those commonly used in desk-top computer screens, function as a result of a scanning electron beam from an electron gun, impinging on phosphors on a relatively distant screen. The electrons increase the energy level of the phosphors. When the phosphors return to their normal energy level, they release the energy from the electrons as a photon of light, which is transmitted through the glass screen of the display to the viewer. One disadvantage of a CRT is the depth of the display required to accommodate the raster scanner.
Flat panel displays have become increasingly important in appliances requiring lightweight portable screens. Currently, such screens use electroluminescent or liquid crystal technology. Another promising technology is the use of a matrix-addressable array of cold cathode emission devices to excite phosphor on a screen, often referred to as a field emitter display.
Spindt, et. al. discuss field emission cathode structures in U.S. Pat. Nos. 3,665,241, and 3,755,704, and 3,812,559. To produce the desired field emission, a potential source is provided with its positive terminal connected to the gate, or grid, and its negative terminal connected to the emitter electrode (cathode conductor substrate). The potential source is variable for the purpose of controlling the electron emission current.
Upon application of a potential between the electrodes, an electric field is established between the emitter tips and the low potential anode grid, thus causing electrons to be emitted from the cathode tips through the holes in the grid electrode.
The clarity, or resolution, of a field emission display is a function of a number of factors, including emitter tip sharpness. The process of the present invention is directed toward the fabrication of very sharp cathode emitter tips.
One aspect of the process present invention involves forming sharp asperities useful as field emitters. The process comprises patterning and doping a silicon substrate. The doped silicon substrate is anodized. Where the silicon substrate was doped, regions of very sharply defined spires of porous silicon are formed. These sharp spires or asperities are useful as emitter tips.
Another aspect is fabrication of emitter tips using porous silicon. The method comprises blanket doping and anodizing a silicon substrate. The unmasked, anodized substrate is then exposed to patterned ultra-violet light. The exposed areas are oxidized in air. The oxidized areas are either stripped with hydrofluoric acid, or retained as an isolation mechanism.
A further aspect of the present invention is the sharpening of field emitters. The method comprises anodizing existing silicon emitters, thereby causing the emitters to become porous. The porous silicon tips are exposed to ultra-violet light, and rinsed with a hydrogen halide. The ultra-violet light oxidizes the tips and they become sharper as the oxide is stripped.
The present invention will be better understood from reading the following description of nonlimitative embodiments, with reference to the attached drawings, wherein below:
FIG. 1 is a schematic cross-section of a field emission display having emitter tips;
FIG. 2 is a schematic cross-section of an anodization chamber;
FIGS. 3A-3B are a schematic cross-sections of one embodiment of the process of the present invention; and
FIGS. 4A-4C are schematic cross-sections of another embodiment of the process of the present invention.
FIGS. 5A-5D are schematic cross-sections of a further embodiment of the process of the present invention.
Referring to FIG. 1, a representative field emission display employing a display segment 22 is depicted. Each display segment 22 is capable of displaying a pixel of information, or a portion of a pixel, as, for example, one green dot of a red/green/blue full-color triad pixel.
Preferably, a single crystal silicon layer serves as a substrate 11. Alternatively, amorphous silicon deposited on an underlying substrate comprised largely of glass or other combination may be used as long as a material capable of conducting electrical current is present on the surface of a substrate so that it can be patterned and etched to form micro-cathodes 13.
At a field emission site, a micro-cathode 13 has been constructed on top of the substrate 11. The micro-cathode 13 is a protuberance which may have a variety of shapes, such as pyramidal, conical, or other geometry which has a fine micro-point for the emission of electrons. Surrounding the micro-cathode 13, is a grid structure 15. When a voltage differential, through source 20, is applied between the cathode 13 and the grid 15, a stream of electrons 17 is emitted toward a phosphor coated screen 16. Screen 16 is an anode.
The electron emission tip 13 is integral with substrate 11, and serves as a cathode. Gate 15 serves as a grid structure for applying an electrical field potential to its respective cathode 13.
A dielectric insulating layer 14 is deposited on the conductive cathode 13, which cathode 13 can be formed from the substrate or from one or more deposited conductive films, such as a chromium amorphous silicon bilayer. The insulator 14 also has an opening at the field emission site location.
Disposed between said faceplate 16 and said baseplate 21 are located spacer support structures 18 which function to support the atmospheric pressure which exists on the electrode faceplate 16 as a result of the vacuum which is created between the baseplate 21 and faceplate 16 for the proper functioning of the emitter tips 13.
The baseplate 21 of the invention comprises a matrix addressable array of cold cathode emission structures 13, the substrate 11 on which the emission structures 13 are created, the insulating layer 14, and the anode grid 15.
The process of the present invention provides a method for fabricating very sharp emitter tips 13 useful in displays of the type illustrated in FIG. 1.
FIG. 2 is a schematic cross-section of a representative anodization chamber 23 of the type used in the process of the present invention. A wafer 11 is suspended between two liquid baths, and seals one bath from the other.
In the first bath is disposed a metallic electrode 24, which, in this example, is platinum. The electrode 24 is a cathode, and therefore, has a positive charge when a voltage 26 is placed between the baths. The electrode 25 is placed in the second bath. The electrode 25 is also platinum in this example, and functions as an anode, as electrode 25 has a negative potential when a voltage 26 is placed between the baths.
In addition to water, the second bath also contains a hydrogen halide and a surfactant. The volume ratio of water to hydrogen halide to surfactant is 1:1:1. The preferred surfactant is an alcohol, such as isopropyl alcohol, which is relatively inexpensive and pure, and commercially available. However, ethanol, 2-butanol, and Triton X100 are also suitable surfactants. The preferred hydrogen halide is hydrofluoric acid (HF).
When a voltage 26 is applied between the electrodes 24, 25. The chemicals in the second bath are attracted to the wafer 11, and react with it.
Electrochemical anodization of silicon in hydrofluoric acid etches a network of tiny pores into the silicon surface, and forms a layer of porous material. Porous silicon forms at current densities from 10 to 250 mA/cm2 in hydrofluoric acid concentrations from 1-49 weight percent, with resulting porosities from 27% to 70%.
FIGS. 3A-3B illustrate the one embodiment of the process of the present invention. FIG. 3A illustrates a substrate 35 which has been patterned and subsequently doped. The substrate 35 comprises silicon, and can be amorphous silicon, polycrystalline silicon, micro-grain silicon, and macro-grain silicon, or any other suitable silicon-containing substrate.
The substrate 35 is patterned with a mask 32. Mask 32 preferably comprises a photoresist or an oxide. The masked substrate 35 is then doped. The preferable dopant is boron, and therefore the doped regions 30 are P+.
The substrate 35 is then disposed in an anodization chamber 23 of the type described in FIG. 2. The substrate 35 is anodized in the unmasked areas 30. The doped areas 30 become porous 31 as a result of the chemicals reacting with the dopant in the substrate 30. As the anodization process continues, the porous silicon 31 develops a structure having randomly distributed, sharp spires or tips 33, as illustrated in FIG. 3B.
These tips 33 are useful as emitters in flat panel displays of the field emission type. The mask 32 is then stripped and the display fabricated. Alternatively, the mask 32 is left on the substrate 35, and functions as insulating layer 14.
FIGS. 4A-4C illustrate another embodiment of the process of the present invention. FIG. 4A illustrates substrate 45 which is "blanket" doped 40. "Blanket" doping referring to the doping of substantially the entire surface of the substrate 45. As in the previous embodiment, the substrate 45 comprises silicon, and can be amorphous silicon, polycrystalline silicon, micro-grain silicon, and macro-grain silicon, or any other suitable silicon-containing substrate. The preferred dopant in this embodiment is also boron, and therefore the doped layer is P+.
FIG. 4B illustrates the substrate 45 after it has undergone an anodization step, in which the dopant layer 40 becomes porous layer 41. The anodization takes places in a chamber 23 of the type illustrated in FIG. 2. Since substantially the whole surface of the substrate 45 is doped 40 and unmasked, substantially the whole layer 40 is anodized.
Subsequent to the anodization step, substrate 45 is patterned with a mask 42. The mask 42 preferably comprises a photoresist or an oxide. The substrate 45 is then exposed to electromagnetic radiation (e.g., ultra-violet light) at or about room temperature for approximately 5 to 10 minutes. These parameters will vary with the intensity of the light selected.
Alternatively, the substrate 45 is simply exposed to patterned electromagnetic radiation, e.g., light that is shined through a photolithographic mask. This process is analogous to the process for exposing photoresist with a stepper. The preferred wavelength of light is in the ultra-violet spectrum.
The areas exposed to light are oxidized in air (actually, by the oxygen in the atmosphere). The oxidized areas can be used for isolation, or the oxide can be removed by rinsing in a hydrogen halide, such as hydrofluoric acid. The tips 43 are useful as field emitters of the type discussed in FIG. 1.
FIGS. 5A-5D illustrate low temperature oxidation sharpening of emitter tips using the process of the present invention. FIG. 5A illustrates a tip 53 made by any of the methods know in the art, and most commonly comprises silicon. The radius of curvature of the apex of the tip 53 is somewhat rounded.
FIG. 5B shows the tip 53 after the tip 53 has been anodized, according to the process of the present invention. The tip 53 is placed in an anodization chamber of the type shown in FIG. 2. A porous layer 54 forms on the tip 53 as a result of the anodization, as shown in FIG. 5B.
The tip 53 is then exposed to radiant energy, preferably light in the ultra-violet spectrum. The tip 53 is exposed to the ultra-violet light at room temperature (e.g., approximately 22° C.-100° C.) in air. The oxygen in the atmosphere oxidizes the porous silicon 54 on the tip 53, when the tip 53 is irradiated, thereby forming layer 55, as illustrated in FIG. 5C.
The oxide layer 55 is then stripped, preferably in a hydrogen halide. Hydrofluoric acid (HF) is the preferred hydrogen halide. When the oxide layer 55 is removed, the tip 53 is noticeably sharper, as shown in FIG. 5D.
There are several advantages to the process of the present invention. One of the most important is that the process takes place at or about room temperature. The anodization process of the present invention results in a very high surface area that is easily oxidized. Most oxidation processes of semiconductor substrates are done in a steam ambient requiring high temperatures. The porous silicon is oxidized by ultra-violet light at low temperatures, i.e., 20° C.-100° C.
All of the U.S. Patents cited herein are hereby incorporated by reference herein as if set forth in their entirety.
While the particular process as herein shown and disclosed in detail is fully capable of obtaining the objects and advantages herein before stated, it is to be understood that it is merely illustrative of the presently preferred embodiments of the invention and that no limitations are intended to the details of construction or design herein shown other than as described in the appended claims. For example, one having ordinary skill in the art will realize that the parameters can vary.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3665241 *||Jul 13, 1970||May 23, 1972||Stanford Research Inst||Field ionizer and field emission cathode structures and methods of production|
|US3755704 *||Feb 6, 1970||Aug 28, 1973||Stanford Research Inst||Field emission cathode structures and devices utilizing such structures|
|US3812559 *||Jan 10, 1972||May 28, 1974||Stanford Research Inst||Methods of producing field ionizer and field emission cathode structures|
|US4923421 *||Jul 6, 1988||May 8, 1990||Innovative Display Development Partners||Method for providing polyimide spacers in a field emission panel display|
|US5232549 *||Apr 14, 1992||Aug 3, 1993||Micron Technology, Inc.||Spacers for field emission display fabricated via self-aligned high energy ablation|
|US5269877 *||Jul 2, 1992||Dec 14, 1993||Xerox Corporation||Field emission structure and method of forming same|
|US5329207 *||May 13, 1992||Jul 12, 1994||Micron Technology, Inc.||Field emission structures produced on macro-grain polysilicon substrates|
|US5430300 *||Apr 12, 1994||Jul 4, 1995||The Texas A&M University System||Oxidized porous silicon field emission devices|
|US5529524 *||Jun 5, 1995||Jun 25, 1996||Fed Corporation||Method of forming a spacer structure between opposedly facing plate members|
|US5652474 *||Aug 4, 1993||Jul 29, 1997||British Technology Group Limited||Method of manufacturing cold cathodes|
|US5844251 *||Dec 15, 1995||Dec 1, 1998||Cornell Research Foundation, Inc.||High aspect ratio probes with self-aligned control electrodes|
|1||A. Bsiesy, F. Gaspard, R. Herino, M. Ligeon, and F. Muller, "Anodic Oxidation of Porous Silicon Layers Formed on Lightly p-Doped Substrates", J. Electrochem. Soc., vol. 138, No. 11, Nov. 1991, pp. 3450-3456.|
|2||*||A. Bsiesy, F. Gaspard, R. Herino, M. Ligeon, and F. Muller, Anodic Oxidation of Porous Silicon Layers Formed on Lightly p Doped Substrates , J. Electrochem. Soc. , vol. 138, No. 11, Nov. 1991, pp. 3450 3456.|
|3||Anderson et al., "Investigation of the Electrical Properties of Porous Silicon", J. Electrochem Soc., 1991, pp. 3406-3411.|
|4||*||Anderson et al., Investigation of the Electrical Properties of Porous Silicon , J. Electrochem Soc., 1991, pp. 3406 3411.|
|5||Dennis R. Turner, "Electropolishing Silicon in Hydrofluoric Acid Solutions", Journal of The Electrochemical Society, Jul. 1958, pp. 402-408.|
|6||*||Dennis R. Turner, Electropolishing Silicon in Hydrofluoric Acid Solutions , Journal of The Electrochemical Society , Jul. 1958, pp. 402 408.|
|7||Donald A. Neamen, "Semiconductor Physics and Devices", Solar Cells, pp. 615-625.|
|8||*||Donald A. Neamen, Semiconductor Physics and Devices , Solar Cells, pp. 615 625.|
|9||H. Seidel, L. Csepregi, A. Heuberger, H. Baumgartel, "Anisotropic Etching of Crystalline Silicon in Alkaline Solutions", J. Electrochem, Soc., vol. 137, No. 11, Nov. 1990, pp. 3612-3626.|
|10||H. Seidel, L. Csepregi, A. Heuberger, H. Baumgartel, "Anisotropic Etching of Crystalline Silicon in Alkaline Solutions, II Influence of Dopants", J. Electrochem. Soc., vol. 137, No. 11, Nov. 1990, pp. 3626-3632.|
|11||*||H. Seidel, L. Csepregi, A. Heuberger, H. Baumgartel, Anisotropic Etching of Crystalline Silicon in Alkaline Solutions , J. Electrochem, Soc. , vol. 137, No. 11, Nov. 1990, pp. 3612 3626.|
|12||*||H. Seidel, L. Csepregi, A. Heuberger, H. Baumgartel, Anisotropic Etching of Crystalline Silicon in Alkaline Solutions, II Influence of Dopants , J. Electrochem. Soc., vol. 137, No. 11, Nov. 1990, pp. 3626 3632.|
|13||Hiedeki Koyama and Nobuyoshi Koshida, "Photoelectrochemical Effects of Surface Modification of n-Type Si with Porous Layer", J. Electrochem, Soc. vol. 138, No. 1, Jan. 1991, pp. 254-260.|
|14||*||Hiedeki Koyama and Nobuyoshi Koshida, Photoelectrochemical Effects of Surface Modification of n Type Si with Porous Layer , J. Electrochem, Soc. vol. 138, No. 1, Jan. 1991, pp. 254 260.|
|15||Kazuo Imai and Hideyuki Unno, "FIPOS (Full Isolation by Porous Oxidated Silicon) Technology and Its Application to LIS's", IEEE Transactions On Electron Devices, vol. ED-31, No.3, Mar. 1984, pp. 297-301.|
|16||*||Kazuo Imai and Hideyuki Unno, FIPOS (Full Isolation by Porous Oxidated Silicon) Technology and Its Application to LIS s , IEEE Transactions On Electron Devices, vol. ED 31, No.3, Mar. 1984, pp. 297 301.|
|17||Koshida et al., "Characterization Studies of P-Type Porous Si and its Photoelectrochemical Activation", J. Electrochem Soc., 1991, pp. 837-841.|
|18||*||Koshida et al., Characterization Studies of P Type Porous Si and its Photoelectrochemical Activation , J. Electrochem Soc., 1991, pp. 837 841.|
|19||M.I.J. Beale, N.G. Chew, M.J. Uren, A.G. Cullis, J.D. Benjamin, "Microstructure and Formation Mechanism of Porous Silicon", Jan. 1985, pp. 86-88.|
|20||*||M.I.J. Beale, N.G. Chew, M.J. Uren, A.G. Cullis, J.D. Benjamin, Microstructure and Formation Mechanism of Porous Silicon , Jan. 1985, pp. 86 88.|
|21||R.L. Smith and S.D. Collins, "Porous Si Formation Mechanisms", American Institute of Physics, 1992, pp. R1-R22.|
|22||*||R.L. Smith and S.D. Collins, Porous Si Formation Mechanisms , American Institute of Physics, 1992, pp. R1 R22.|
|23||S.O. Izidinov, A.P. Blokhina, and L.A. Ismailova, "Anomalously High Photovoltaic Activity Of Polished n-Type Silicon During Anodic Porous-Layer Formation In Hydrofluoric-Acid Solutions", Elektrokhimiya, vol.23, No.11, pp. 1554-1559, Nov., 1987 (Translated), Original article submitted May 8, 1986. This article: V.I. Lenin All-Union Electrotecnical Institute, Moscow, pp. 1452-1457.|
|24||*||S.O. Izidinov, A.P. Blokhina, and L.A. Ismailova, Anomalously High Photovoltaic Activity Of Polished n Type Silicon During Anodic Porous Layer Formation In Hydrofluoric Acid Solutions , Elektrokhimiya , vol.23, No.11, pp. 1554 1559, Nov., 1987 (Translated), Original article submitted May 8, 1986. This article: V.I. Lenin All Union Electrotecnical Institute , Moscow, pp. 1452 1457.|
|25||Solomons Graham "Organic Chemistry", 2nd Ed. John Wiley & Sons, New York, pp. 63-64 (1976).|
|26||*||Solomons Graham Organic Chemistry , 2nd Ed. John Wiley & Sons, New York, pp. 63 64 (1976).|
|27||*||Sze, S.M., VLSI Technology, 2nd Ed., pp. 115 116, 1988.|
|28||Sze, S.M., VLSI Technology, 2nd Ed., pp. 115-116, 1988.|
|29||T. George, M.S. Anderson, W.T. Pike, T.L. Lin, and R.W. Fathauer, "Microstructural investigations of light-emitting porous Si layers", Appl. Phys. Lett., vol. 60, No. 19, May 11, 1992, pp. 2359-2361.|
|30||*||T. George, M.S. Anderson, W.T. Pike, T.L. Lin, and R.W. Fathauer, Microstructural investigations of light emitting porous Si layers , Appl. Phys. Lett. , vol. 60, No. 19, May 11, 1992, pp. 2359 2361.|
|31||*||Tomoyoshi Motohiro, Tetsu Kachi, Fusayoshi Miura, Yasuhiko Takeda, Shi aki Hyodo, and Shoji Noda, Excitation Spectra of the Visible Photoluminescence of Anodized Porous Silicon , J. Appl. Phys. ,1992.|
|32||Tomoyoshi Motohiro, Tetsu Kachi, Fusayoshi Miura, Yasuhiko Takeda, Shi-aki Hyodo, and Shoji Noda, "Excitation Spectra of the Visible Photoluminescence of Anodized Porous Silicon", J. Appl. Phys.,1992.|
|33||*||Wolf, Stanley et al., Silicon Processing for the VLSI Era, vol. 1, pp. 407 409, 1986.|
|34||Wolf, Stanley et al., Silicon Processing for the VLSI Era, vol. 1, pp. 407-409, 1986.|
|35||Xie et al., "Luminescence and Structural Study of Porous Silicon Films", American Institute of Physics, 1992, pp. 2403-2407.|
|36||*||Xie et al., Luminescence and Structural Study of Porous Silicon Films , American Institute of Physics, 1992, pp. 2403 2407.|
|37||Yoshinobu Arita and Yoshio Sunohara, "Formation and Properties of Porous Silicon Film", Journal of Electrochemical Society, Solid State Science Technology, vol. 124, No. 2, pp. 285-295.|
|38||*||Yoshinobu Arita and Yoshio Sunohara, Formation and Properties of Porous Silicon Film , Journal of Electrochemical Society, Solid State Science Technology , vol. 124, No. 2, pp. 285 295.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6080032 *||Jul 19, 1999||Jun 27, 2000||Micron Technology, Inc.||Process for low temperature semiconductor fabrication|
|US6187604 *||May 28, 1997||Feb 13, 2001||Micron Technology, Inc.||Method of making field emitters using porous silicon|
|US6319083 *||May 12, 2000||Nov 20, 2001||Micron Technology, Inc.||Process for low temperature semiconductor fabrication|
|US6426234||Feb 13, 2001||Jul 30, 2002||Micron Technology, Inc.||Method of making field emitters using porous silicon|
|US6620640||May 28, 2002||Sep 16, 2003||Micron Technology, Inc.||Method of making field emitters|
|US6710428||Feb 26, 2002||Mar 23, 2004||Micron Technology, Inc.||Porous silicon oxycarbide integrated circuit insulator|
|US6794822||Nov 12, 2002||Sep 21, 2004||Matsushita Electric Industrial Co., Ltd.||Field emission electron source, electron gun and cathode ray tube device using the same|
|US6803326||Jul 20, 2001||Oct 12, 2004||Micron Technology, Inc.||Porous silicon oxycarbide integrated circuit insulator|
|US6943491||Jan 9, 2003||Sep 13, 2005||Matsushita Electric Industrial Co., Ltd.||Picture tube device having lead electrode with a curved shape|
|US7365481 *||Dec 10, 2002||Apr 29, 2008||Matsushita Electric Industrial Co., Ltd.||Field emission device with change in emission property|
|US20030107312 *||Dec 10, 2002||Jun 12, 2003||Matsushita Electric Industrial Co., Ltd.||Field emission device|
|US20030132695 *||Jan 9, 2003||Jul 17, 2003||Matsushita Electric Industrial Co., Ltd.||Picture tube device|
|US20040056209 *||Sep 9, 2003||Mar 25, 2004||Konica Corporation||Radiation image converting panel and production method of the same|
|US20050051764 *||Sep 4, 2003||Mar 10, 2005||Huei-Pei Kuo||Anodizing process for improving electron emission in electronic devices|
|USRE40490||Nov 12, 2003||Sep 9, 2008||Micron Technology, Inc.||Method and apparatus for programmable field emission display|
|International Classification||H01J9/02, H01L21/306, H01L21/00|
|Cooperative Classification||H01J2201/30403, H01J2209/0226, H01J9/025|
|Apr 18, 2003||FPAY||Fee payment|
Year of fee payment: 4
|Apr 13, 2007||FPAY||Fee payment|
Year of fee payment: 8
|Jun 13, 2011||REMI||Maintenance fee reminder mailed|
|Nov 9, 2011||LAPS||Lapse for failure to pay maintenance fees|
|Dec 27, 2011||FP||Expired due to failure to pay maintenance fee|
Effective date: 20111109