|Publication number||US6013584 A|
|Application number||US 08/803,041|
|Publication date||Jan 11, 2000|
|Filing date||Feb 19, 1997|
|Priority date||Feb 19, 1997|
|Publication number||08803041, 803041, US 6013584 A, US 6013584A, US-A-6013584, US6013584 A, US6013584A|
|Original Assignee||Applied Materials, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (20), Non-Patent Citations (3), Referenced by (132), Classifications (20), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to substrate processing, and more specifically to a method and apparatus for forming a dielectric film such as a phosphosilicate glass (PSG) film having good gap fill capability, good stability, and compatibility with planarization techniques. The present invention is particularly useful when forming a dielectric film used for advanced premetal dielectric (PMD) layer applications. Of course, the dielectric film may also be useful for other applications.
Semiconductor device geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two-year/half-size rule (often called "Moore's Law") which means that the number of devices that fit on a chip doubles every two years. Wafer fabrication plants today are routinely producing devices with 0.5 μm and even 0.35 μm size features. Fabrication plants soon will be producing devices having even smaller geometries. As device sizes become smaller and integration density increases, issues that were not previously considered crucial by the industry are becoming of paramount concern.
One of the primary steps in the fabrication of modern semiconductor devices is the formation of a film, such as a silicon oxide, on a semiconductor substrate. Silicon oxide is widely used as an insulating layer in the manufacture of semiconductor devices. As is well known, a silicon oxide film can be deposited by thermal chemical vapor deposition (CVD) or plasma-enhanced chemical vapor deposition (PECVD) processes. In a conventional thermal CVD process, reactive gases are supplied to the substrate surface where heat-induced chemical reactions (homogeneous or heterogeneous) take place to produce a desired film. In a conventional plasma process, a controlled plasma is formed to decompose and/or energize reactive species to produce the desired film. Examples of apparatus utilizing conventional plasma processes include, for example, a capacitively-coupled parallel plate CVD apparatus, or an electron cyclotron resonance (ECR) CVD apparatus. In general, reaction rates in thermal and plasma processes may be controlled by controlling one or more of the following: temperature, pressure, and reactant gas flow rate.
One particular use for a silicon oxide film is as a separation layer between the polysilicon gate/interconnect layer and the first metal contact layer for MOS transistor connections. Such separation layers, referred to as PMD layers, are typically deposited before any of the metal layers in a multi-level metal structure. It is important that films used as PMD layers have low stress, good gettering capability, good gap fill capability, either good planarization characteristics or compatibility with planarization techniques, and low moisture absorption. Specifically, low stress in films used as PMD layers is required in order to avoid cracking or bowing of the wafer which can damage the devices formed thereon. In addition, films used as PMD layers need to have good gettering capability to trap mobile ions/charges (such as sodium or other metal ions) that may cause damage in the formed devices. When used as a PMD layer, the silicon oxide film is deposited over a lower level polysilicon gate/interconnect layer that usually contains raised or stepped surfaces, which create gaps that need to be adequately filled by the film. If these gaps are not adequately filled by the film, voids or seams in the film may occur and cause degraded device performance. The initially deposited film generally conforms to the topography of the poly layer and typically needs to be planarized before an overlying metal layer is deposited. A standard reflow process, in which the oxide film is heated to a temperature at which it flows, may be used to planarize the film. With small device dimensions, it is critical in some applications that reflow of PMD layers and other process steps be carried out below 800° C. to maintain shallow junctions and prevent the degradation of self-aligned titanium silicide contact structures or the like. As an alternative to reflow, a chemical mechanical polishing (CMP) technique may be used to planarize the film. In addition, low moisture absorption is important for films used as PMD layers. Moisture absorbed into the film often reacts with the dopants in the film resulting in film crystallization, increasing the potential for undesirable cracking of the deposited film and leading to damaged devices.
Although typically used as PMD layers, borophosphosilicate glass (BPSG) films are becoming inadequate in some applications having tight thermal budgets. Because of their low stress, good gap fill capability, good gettering capability, and capability to reflow at high temperatures, BPSG films are an example of films that have been found particularly suitable for use as PMD layers. Standard BPSG films may be formed by introducing phosphorus and boron sources into a processing chamber along with the silicon and oxygen sources normally required to form a silicon oxide layer. Deposition techniques for such BPSG films include atmospheric pressure CVD (APCVD), sub-atmospheric pressure CVD (SACVD), low pressure CVD (LPCVD), and plasma-enhanced CVD (PECVD). Many semiconductor manufacturers utilize SiH4 -based BPSG processes that produce films requiring reflow at temperatures greater than about 900° C. for about 0.5 μm device geometries. At geometries less than 0.5 μm, more stringent gap fill requirements may necessitate the use of chemistries such as tetraethylorthosilicate (TEOS) and ozone (O3) which provide films with excellent gap fill and reflow capability. For example, TEOS/O3 -based BPSG films produced by APCVD or SACVD achieve improved gap fill, but planarization by reflow at greater than about 850-900° C. or by a rapid thermal process and a CMP step may be required for many applications. In general, typical BPSG films used for PMD applications may require a reflow process at temperatures greater than about 850° C. and a CMP step in order to provide a planarized layer. However, such reflow temperatures are often too high for tighter thermal budgets that are increasingly required for advanced PMD applications in smaller geometry (0.25 μm and less) devices. Further, other film properties such as low moisture absorption are important for films used as PMD layers. Typical BPSG films used as PMD layers may require certain boron concentrations in order to adequately reflow for planarization, but such films may be prone to increased moisture absorption at these boron concentrations. The absorption of moisture often reacts with the BPSG film resulting in film crystallization, which may lead to cracking of the deposited film to damage devices on the wafer.
As an alternative to BPSG films, PSG films deposited using PECVD or APCVD have been proposed but found inadequate for some advanced PMD applications. These PSG films tend to absorb moisture and undesirably have a high hydrogen and carbon content in the film. Further, such PSG films are often incompatible with CMP, especially for devices having higher aspect ratios. PECVD and APCVD techniques result in high conformality films which often leave seams in the middle of the gaps being filled. During CMP, these seams are easily attacked by the slurry, and these seams may even be observed by scanning electron microscopy (SEM).
From the above, it can be seen that other methods and apparatus for forming an oxide film having low stress, good gap fill capability, compatibility with planarization techniques, and low moisture absorption are needed for some advanced PMD applications.
FIG. 1A is a vertical, cross-sectional view of one embodiment of a simplified high density plasma chemical vapor deposition (HDP-CVD) apparatus according to the present invention;
FIG. 1B is a diagram of an exemplary system monitor used in conjunction with. the exemplary CVD processing chamber of FIG. 1A;
FIG. 1C is a flow chart of an exemplary process control computer program product used to control the CVD processing chamber of FIG. 1A;
FIG. 2 is a simplified cross-sectional view of a semiconductor device manufactured according to an embodiment of the present invention;
FIG. 3 is a graph illustrating absorbance as a function of wavenumber of the unannealed, as-deposited HDP-CVD PSG film using an experimental process recipe according to a specific embodiment of the present invention;
FIG. 4 is a graph illustrating the silicon and phosphorus concentration (atoms/cm3) as a function of depth (μm) in the PSG film of FIG. 3 according to a specific embodiment of the present invention;
FIG. 5 is a graph illustrating the relation between the HDP-CVD PSG film deposition rate (Å/minute) and the phosphine:hydride ratio (%), according to a specific embodiment of the present invention;
FIG. 6 illustrates the relation between phosphine:hydride ratio and phosphorus wt % in the deposited PSG film using two different bias RF power levels, according to a specific embodiment of the present invention;
FIG. 7 illustrates the phosphorus content (wt %) and stress (MPa) evolution of the deposited PSG film for varying deposition temperatures as indicated by the helium heat-transfer gas pressure, HeP (torr);
FIG. 8 shows the thermal desorption spectrum of the deposited HDP-CVD PSG film over a range of temperatures;
FIG. 9 is a graph showing the stress (megaPascal, i.e. MPa) and film shrinkage (%) of the PSG film deposited under experimental conditions as a function of annealing temperature (°C.), according to a specific embodiment of the present invention;
FIG. 10 is a secondary electron micrograph (SEM) showing the gap filling capability of the PSG film used as a PMD layer over a gap (between the closest adjacent gate electrodes) having about a 0.25 μm width and about a 2:1 aspect ratio, according to a specific embodiment of the present invention;
FIG. 11 illustrates gettering capability of the PSG film using Triangular Sweep Voltage techniques at 300° C., according to a specific embodiment of the present invention; and
FIG. 12 illustrates the relation between atomic % of phosphorus in the PSG film and the ratio between CMP rates of the HDP-CVD PSG film and HDP-CVD undoped silicate glass (USG) film.
The present invention provides an apparatus and methods for forming a dielectric layer, such as PSG, that exhibits low moisture content, good gap fill capability, good gettering capability, and compatibility with planarization techniques. The PSG film deposited using the apparatus and methods of the present invention are particularly suitable for use as a PMD layer.
According to one embodiment, the present invention provides a process for depositing a film on a substrate disposed on a pedestal in a processing chamber. The process includes introducing a process gas into said processing chamber, where the process gas includes SiH4, PH3, O2, and argon. The process also includes controlling the temperature of the pedestal to between about 400-650° C. during a first time period, maintaining a pressure ranging between about 1-10 millitorr in the processing chamber during the first time period. In addition, the process includes applying power to an inductively coupled coil to form a high density plasma from the process gas in the processing chamber during the first time period, and biasing the plasma toward the substrate to promote a sputtering effect of the plasma and deposit the phosphosilicate glass (PSG) film over the substrate during the first time period. In related embodiments, the process may include the further step of annealing the film or of chemical mechanical polishing the film.
According to another embodiment, the present invention also provides apparatus for providing the PSG film, which is particularly suitable for use as a PMD layer in some applications. These and other embodiments of the present invention, as well as its advantages and features are described in more detail in conjunction with the text below and attached figures.
1. An Exemplary CVD System
FIG. 1A illustrates one embodiment of a high density plasma (HDP) CVD system 5 in which the dielectric layer according to the present invention can be deposited. HDP-CVD system 5 includes a vacuum chamber 10, a vacuum pump 12, a bias RF (BRF) generator 36, and a source RF (SRF) generator 32.
Vacuum chamber 10 includes a ceiling 20 consisting of a sidewall 22 and a disk-shaped ceiling electrode 24. Sidewall 22 is made of an insulator such as quartz or ceramic and supports coiled antenna 26. The structural details of coiled antenna 26 are disclosed in U.S. patent application Ser. No. 08/113,776 entitled "High Density Plasma CVD and Etching Reactor," by Fairbairn and Nowak, filed Aug. 27, 1993, the disclosure of which is incorporated herein by reference.
Deposition gases and liquids are supplied from gas sources 28 through lines 27, having control valves not shown, into a gas mixing chamber 29 where they are combined and sent to gas supply ring manifold 16. Generally, each gas supply line for each process gas includes (i) safety shut-off valves (not shown) that can be used to automatically or manually shut off the flow of process gas into the chamber, and (ii) mass flow controllers (MFCs) (also not shown) that measure the flow of gas through the gas supply lines. When toxic gases are used in the process, the several safety shut-off valves are positioned on each gas supply line in conventional configurations.
Gas injection nozzles 14 are coupled to gas supply ring manifold 16 and disperse deposition gases introduced into manifold 16 to a substrate 45 resting on a pedestal 44 within chamber 10. Additionally, a center gas injection nozzle (not shown) and a center annulus (not shown) admit gases to chamber 10 above substrate 45. Deposition gases introduced through gas injection nozzles 14, center gas injection nozzle, and center annulus may be of the same or different compositions. Pedestal 44 contains an electrostatic chuck or similar mechanism to restrain the wafer during processing and may also contain cooling passages and other features. In some embodiments, pedestal 44 may be moved up and down by a motor (not shown) into various processing positions.
Gas supply ring manifold 16 is positioned within a housing 18. Housing 18 is protected from reagents by a skirt 46. Skirt 46 is composed of a substance, such as quartz, ceramic, silicon or polysilicon, which is resistant to the reagents used in the HDP-CVD process. The bottom of vacuum chamber 10 may include an annular liner 40, which itself may be made removable.
An inductively coupled plasma of the deposition gases can be formed adjacent to substrate 45 by RF energy applied to coiled antenna 26 from source RF generator 32. Source RF generator 32 can supply either single or mixed frequency RF power (or other desired variation) to coiled antenna 26 to enhance the decomposition of reactive species introduced into vacuum chamber 10. A plasma formed in such a manner has a relatively high density (on the order of 1011 to 1012 ions/cm3) as compared with a plasma (having a density on the order of 109 to 1010 ions/cm3) formed by standard PECVD reactors. Deposition gases are exhausted from chamber 10 through exhaust line 23 as indicated by arrow 25. The rate at which gases are released through exhaust line 23 is controlled by throttle valve 12a.
Ceiling electrode 24 is held in place by a lid 56. Lid 56 is cooled by cooling jackets 58, but ceiling electrode 24 can be heated by a resistive heater 60 to accelerate cleaning rates or alter process parameters. Ceiling electrode 24 is a conductor and may be connected to either ground, to a BRF generator 36, or left unconnected (allowed to float), by properly setting switch 38. Similarly, pedestal 44 may be connected to either ground, to a BRF generator 50 or left unconnected (allowed to float), by properly setting switch 52. The settings of these switches depends upon the plasma's desired characteristics. BRF generators 36 and 50 can supply either single or mixed frequency RF power (or other desired variation). BRF generators 36 and 50 may be separate RF generators, or may be a single RF generator with a switch connected to both ceiling electrode 24 and pedestal 44. Application of RF energy from BRF generators 36 and 50 to bias an inductively coupled plasma toward pedestal 44 promotes sputtering and enhances existing sputtering effects of the plasma (i.e., increasing the gap-fill capability of a film).
Capacitive coupling may also be used to form the plasma. Such a plasma may be formed between ceiling electrode 24 and pedestal 44 or in a similar fashion.
BRF generators 36 and 50, SRF generator 32, throttle valve 12a, the MFCs connected to lines 27, switches 30, 34, 38 and 52, and other elements in CVD system 5 are all controlled by a system controller 31 over control lines 35, only some of which are shown. System controller 31 operates under the control of a computer program stored in a computer-readable medium such as a memory 33, which, in the preferred embodiment is a hard disk drive. The computer program dictates the timing, introduction rate and mixture of gases, chamber pressure, chamber temperature, RF power levels and other parameters of a particular process. Motors and optical sensors are used to move and determine the position of movable mechanical assemblies such as throttle valve 12a and pedestal 44.
System controller 31 controls all of the activities of the CVD apparatus. In a preferred embodiment, controller 31 includes a hard disk drive (memory 33), a floppy disk drive, and a card rack. The card rack contains a single board computer (SBC) 37, analog and digital input/output boards, interface boards and stepper motor controller boards (only some of which are shown). The system controller conforms to the Versa Modular European (VME) standard which defines board, card cage, and connector dimensions and types. The VME also defines the bus structure having a 16-bit data bus and 24-bit address bus.
System controller 31 operates under the control of a computer program stored on the hard disk drive. The computer program dictates the timing, mixture of gases, RF power levels and other parameters of a particular process. The interface between a user and the system controller is via a CRT monitor 65a and a light pen 65b which is depicted in FIG. 1B. In the preferred embodiment two monitors 65a are used, one mounted in the clean room wall for the operators and the other behind the wall for the service technicians. Both monitors 65a simultaneously display the same information, but only one light pen 65b is enabled. Light pen 65b detects light emitted by CRT display with a light sensor in the tip of the pen. To select a particular screen or function, the operator touches a designated area of the display screen and pushes the button on pen 65b. The touched area changes its highlighted color, or a new menu or screen is displayed, confirming communication between the light pen and the display screen.
The process can be implemented using a computer program product 141 that runs on, for example, system controller 31. The computer program code can be written in any conventional computer readable programming language such as for example 68000 assembly language, C, C++, or Pascal. Suitable program code is entered into a single file, or multiple files, using a conventional text editor, and stored or embodied in a computer usable medium, such as a memory system of the computer. If the entered code text is in a high level language, the code is compiled, and the resultant compiler code is then linked with an object code of precompiled Windows™ library routines. To execute the linked compiled object code, the system user invokes the object code, causing the computer system to load the code in memory, from which the CPU reads and executes the code to perform the tasks identified in the program.
FIG. 1C shows an illustrative block diagram of the hierarchical control structure of computer program 70. A user enters a process set number and process chamber number into a process selector subroutine 73 in response to menus or screens displayed on the CRT monitor by using the light pen interface. The process sets are predetermined sets of process parameters necessary to carry out specified processes, and are identified by predefined set numbers. The process selector subroutine 73 identifies (i) the desired process chamber in a multichamber system, and (ii) the desired set of process parameters needed to operate the process chamber for performing the desired process. The process parameters for performing a specific process relate to process conditions such as, for example, process gas composition and flow rates, temperature, pressure, plasma conditions such as RF bias power levels and magnetic field power levels, heat-transfer gas pressure, and chamber wall temperature and are provided to the user in the form of a recipe. The parameters specified by the recipe are entered utilizing the light pen/CRT monitor interface.
The signals for monitoring the process are provided by the analog input and digital input boards of system controller and the signals for controlling the process are output on the analog output and digital output boards of system controller 31.
A process sequencer subroutine 75 comprises program code for accepting the identified process chamber and set of process parameters from the process selector subroutine 73, and for controlling operation of the various process chambers. Multiple users can enter process set numbers and process chamber numbers, or a user can enter multiple process set numbers and process chamber numbers, so sequencer subroutine 75 operates to schedule the selected processes in the desired sequence. Preferably, sequencer subroutine 75 includes a program code to perform the steps of (i) monitoring the operation of the process chambers to determine if the chambers are being used, (ii) determining what processes are being carried out in the chambers being used, and (iii) executing the desired process based on availability of a process chamber and type of process to be carried out. Conventional methods of monitoring the process chambers can be used, such as polling. When scheduling which process is to be executed, sequencer subroutine 75 can be designed to take into consideration the present condition of the process chamber being used in comparison with the desired process conditions for a selected process, or the "age" of each particular user entered request, or any other relevant factor a system programmer desires to include for determining scheduling priorities.
After sequencer subroutine 75 determines which process chamber and process set combination is going to be executed next, sequencer subroutine 75 causes execution of the process set by passing the particular process set parameters to a chamber manager subroutine 77a-c which controls multiple processing tasks in process chamber 10 according to the process set determined by sequencer subroutine 75. For example, chamber manager subroutine 77a comprises program code for controlling sputtering and CVD process operations in process chamber 10. Chamber manager subroutine 77a also controls execution of various chamber component subroutines which control operation of the chamber components necessary to carry out the selected process set.
Examples of chamber component subroutines are substrate positioning subroutine 80, process gas control subroutine 83, pressure control subroutine 85, and plasma control subroutine 90. Those having ordinary skill in the art will recognize that other chamber control subroutines can be included depending on what processes are desired to be performed in process chamber 10. In operation, chamber manager subroutine 77a selectively schedules or calls the process component subroutines in accordance with the particular process set being executed. Scheduling by chamber manager subroutine 77a is performed in a manner similar to that used by sequencer subroutine 75 in scheduling which process chamber 10 and process set is to be executed. Typically, chamber manager subroutine 77a includes steps of monitoring the various chamber components, determining which components need to be operated based on the process parameters for the process set to be executed, and causing execution of a chamber component subroutine responsive to the monitoring and determining steps.
Operation of particular chamber component subroutines will now be described with reference to FIG. 1C. Substrate positioning subroutine 80 comprises program code for controlling chamber components that are used to load a substrate onto pedestal 44 and to move the pedestal to a processing position. Substrate positioning subroutine 80 may also control transfer of a substrate into chamber 10 from, e.g., a PECVD reactor or other reactor chamber in the multichamber system, after other processing has been completed.
Process gas control subroutine 83 has program code for controlling process gas composition and flow rates. Subroutine 83 controls the open/close position of the safety shut-off valves, and also ramps up/down the mass flow controllers to obtain the desired gas flow rate. All chamber component subroutines, including process gas control subroutine 83, are invoked by chamber manager subroutine 77a. Subroutine 83 receives process parameters from the chamber manager subroutine related to the desired gas flow rates.
Typically, process gas control subroutine 83 operates by opening the gas supply lines, and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rates received from chamber manager subroutine 77a, and (iii) adjusting the flow rates of the gas supply lines as necessary. Furthermore, process gas control subroutine 83 includes steps for monitoring the gas flow rates for unsafe rates, and activating the safety shut-off valves when an unsafe condition is detected.
The process gas control subroutine 83 also controls the flow of heat-transfer gas, such as helium (He), through the inner and outer passages in the wafer chuck. The gas flow thermally couples the substrate to the chuck. In a typical process, the wafer is heated by the plasma and the chemical reactions that form the layer, and the He cools the substrate through the chuck. This keeps the substrate below a temperature that may damage pre-existing features on the substrate.
Pressure control subroutine 85 includes program code for controlling the pressure in chamber 10 by regulating the size of the opening of throttle valve 12a in the exhaust portion of the chamber. The size of the opening of throttle valve 12a is set to control the chamber pressure to the desired level in relation to the total process gas flow, size of the process chamber, and pumping setpoint pressure for the exhaust system. When pressure control subroutine 85 is invoked, the desired, or target, pressure level is received as a parameter from chamber manager subroutine 77a. Pressure control subroutine 147 operates to measure the pressure in chamber 10 by reading one or more conventional pressure manometers connected to the chamber, compare the measure value(s) to the target pressure, obtain proportional, integral, and differential (PID) values from a stored pressure table corresponding to the target pressure, and adjust the throttle valve 12a according to the PID values obtained from the pressure table. Alternatively, pressure control subroutine 85 can be written to open or close throttle valve 12a to a particular opening size to regulate chamber 10 to attain a desired pressure.
Plasma control subroutine 90 comprises program code for setting the RF voltage power level applied to RF generators 32, 36 and 50 in chamber 10, and optionally, to set the level of the magnetic field generated in the chamber. The plasma control subroutine 90, like the previously described chamber component subroutines, is invoked by chamber manager subroutine 77a.
An example of such an HDP-CVD apparatus along with the advantages of each of the three capacitively coupled configurations and the specific details concerning the inductively coupled configurations is described in U.S. patent application Ser. No. 08/234,746 entitled "High Density Plasma CVD Reactor with Combined Inductive and Capacitive Coupling," by Nowak, Fairbairn and Redeker, filed Apr. 26, 1994, the disclosure of which is incorporated herein by reference.
The above description is for illustrative purposes only and should not be considered as limiting the scope of the present invention. Variations of the above-described system, such as variations in pedestal design, chamber design, location of RF power connections and gas injection nozzles, other variations are possible. The method and apparatus of the present invention are not necessarily limited to any specific deposition system.
II. Exemplary Structure
FIG. 2 illustrates a simplified cross-sectional view of an integrated circuit 200 according to the present invention. As shown, integrated circuit 200 includes NMOS and PMOS transistors 203 and 206, which are separated and electrically isolated from each other by a field oxide region 220 formed by local oxidation of silicon (LOCOS), or other technique. Alternatively, transistors 203 and 206 may be separated and electrically isolated from each other by a shallow trench isolation (not shown) when transistors 203 and 206 are both NMOS or both PMOS. Each transistor 203 and 206 comprises a source region 212, a drain region 215 and a gate region 218.
A premetal dielectric (PMD) layer 221 separates transistors 203 and 206 from metal layer 240 with connections between metal layer 240 and the transistors made by contacts 224. Metal layer 240 is one of four metal layers 240, 242, 244, and 246, included in integrated circuit 200. Each metal layer 240, 242, 244, and 246 is separated from adjacent metal layers by respective inter-metal dielectric layers 227, 228, and 229. Adjacent metal layers are connected at selected openings by vias 226. Deposited over metal layer 246 are planarized passivation layers 230. CVD apparatus 5 may be used to deposit dielectric films used, for example, as PMD layer 221; as IMD layers 227, 228, and 229; and/or as passivation layer 230.
It should be understood that simplified integrated circuit 200 is for illustrative purposes only. One of ordinary skill in the art could implement the present method for fabrication of other integrated circuits such as microprocessors, application specific integrated circuits (ASICs), memory devices, and the like. Further, the present invention may be applied to PMOS, NMOS, CMOS, bipolar, or BiCMOS devices. Although integrated circuit 200 discussed above has four metal layers, integrated circuits having additional or even fewer metal layers also may be fabricated using the present invention. Exemplary wafer deposition processes, particularly deposition processes of PSG films for PMD applications, within chamber 10 are further described below, in accordance to various embodiments of the present invention.
III. Exemplary Deposition of Phosphosilicate Glass for PMD Applications
According to embodiments of the present invention, dielectric films used, for example, as PMD layers may be formed using any of several different processes. Process recipes of PSG films are set forth below as examples of dielectric films suitable for use as PMD layers in the present invention. In preferred embodiments, the exemplary processes are performed in HDP-CVD apparatus 5, which produces an inductively-coupled plasma.
As merely examples, the PSG film deposition recipes described below are capable of forming PSG films that may be particularly useful as PMD layers. Of course, the recipes may be varied depending on the desired qualities of the PSG films. For example, although phosphine (PH3) is used in the exemplary recipes, other examples of phosphorus sources that could be used include triethylphosphate (TEPO), triethylphosphite (TEPi), trimethylphosphate (TMOP), trimethylphosphite (TMPi), and other similar compounds. Also, other examples of silicon sources that could be used besides silane (SiH4) include TEOS or a similar silicon source, and other examples of oxygen sources that could be used besides O2 include O3 or other oxygen source. In the descriptions below, gas sources are used and flow rates are provided in standard cubic centimeters per minute (sccm). In other embodiments, liquid sources may be vaporized using a bubbler or liquid injection system. In preferred embodiments, a low moisture PSG film may be formed using the exemplary SiH4 /PH3 /O2 /Ar process, described below, conducted in HDP-CVD system 5 to provide a planarized insulating layer with good gap-fill capability and low stress.
In the exemplary process, a substrate is transferred to an HDP-CVD chamber 10 of FIG. 1A. Before the substrate transfer, multiple process steps including forming gate electrodes typically have occurred. The substrate is loaded into chamber 10 through a vacuum-lock door (not shown) and placed onto pedestal 44. Once the substrate is properly positioned, a process gas is introduced into process chamber 10 from gas injection nozzles 14. The process gas is a mixture comprising a gaseous source of silicon, a gaseous source of phosphorus, and a gaseous source of oxygen. Additionally, the process gas may include a gaseous source of a heavy inert gas to enhance sputtering effects during deposition.
In a preferred embodiment, the gaseous mixture consists of a silicon-containing gas such as SiH4, a phosphorus-containing gas such as PH3, an oxygen-containing gas such as O2, and an inert gas such as argon. Preferably, PH3 diluted in SiH4 is introduced into vacuum chamber 10 from the gas injection nozzles in a quantity where phosphine preferably ranges from about 10-50%, most preferably about 46%, of the total phosphine and silane (i.e., total hydride) introduced into the chamber, depending on the desired deposition rate and the desired wt % of phosphorus in the deposited film as described in more detail below. The ratio of phosphine to the total phosphine/silane gas mixture is hereinafter referred to as the "phosphine:hydride ratio." The total PH3 and SiH4 gas mixture is introduced at a rate preferably between about 30-70 sccm, most preferably about 50 sccm. Oxygen in the form of O2, or a similar oxygen source, is preferably introduced from the gas injection nozzles at a rate of between about 60-100 sccm, most preferably about 80 sccm. Argon is preferably introduced from the gas injection nozzles at a rate of between about 10-30 sccm, most preferably about 20 sccm. The ratio of oxygen to total hydride (phosphine and silane) is preferably from about 2:1 to about 1.43:1, most preferably about 1.6:1. In the specific embodiment, the PH3, SiH4 and argon are introduced from some of the injection nozzles into the chamber, and the O2 is introduced from other injection nozzles into the chamber. Of course, it is possible that different combinations of the gaseous sources may be introduced from the same or different injection nozzles. The total gas flow into vacuum chamber 10 through gas injection nozzles 14 is preferably between about 100-200 sccm, most preferably about 150 sccm.
A selected pressure between about 1 millitorr (mtorr) and about 100 mtorr, preferably between about 1-25 mtorr, and most preferably between about 4-8 mtorr, in vacuum chamber 10 is maintained throughout introduction of the process gas and deposition by throttle valve 12a in conjunction with vacuum pump 12. Also, the temperature of pedestal 44 within chamber 10 is maintained (through the use of a heat-transfer gas like helium in the wafer chuck at a pressure from about 0.75-3.0 torr) at between about 400-650° C., preferably about 450° C., during film deposition in accordance with some embodiments. In other preferred embodiments, the temperature of pedestal 44 within chamber 10 may be maintained at between about 550-650° C., eliminating the need for subsequent annealing of the deposited film.
After processing conditions are set, RF energy is applied to helically coiled antenna 26 by SRF generator 32 to form an inductive plasma. SRF generator 32 continues to apply RF energy to coiled antenna 26 throughout this process. SRF generator 32 is driven at a frequency of about 2 MHz at between about 1000-4500 Watts, preferably between about 2500-4000 Watts, and most preferably at about 3500 Watts, in some specific embodiments. Preferably, during deposition of the PSG film, the plasma is biased toward the substrate and is further excited by capacitively coupling RF energy from BRF generator 50 to pedestal 44. BRF generator 50 is driven at a frequency of about 1.8 MHz at between about 500-2500 Watts, preferably between about 1300-2000 Watts, and most preferably about 1500-1600 Watts. Preferably, the plasma is biased toward the substrate by applying a positive DC voltage of about 700 Volts (V). Maintaining the plasma for a selected time period under these conditions results in the deposition of a PSG film on the substrate on pedestal 44. Of course, other frequencies, voltages, and power levels may also be used to bias the plasma toward the substrate, in accordance with other embodiments.
It is recognized that the high density of HDP-CVD plasma promotes sputtering effects during deposition. The sputtering effects are believed to etch away deposition on the sides of the gaps to be filled, thereby contributing to the gap filling capability of the HDP-CVD deposited film. The increased ion bombardment toward pedestal 44 due to application of BRF enhances sputtering thereby allowing the growing film to better fill closely-spaced gaps. The use of argon, or alternatively another heavy inert gas, further promotes these sputtering effects.
The above conditions result in PSG films deposited at a rate of between about 2000-2800 Å/minute. By controlling the deposition time, the thickness of the PSG film deposited may thus be easily controlled. Preferably, the phosphorus in the resulting PSG film ranges between about 1-12 wt %, depending on the specific application of the film, and preferably is about 4 wt % in some applications (such as for logic devices) and about 6-8 wt % in other applications (such as for memory devices such as Electrically-Erasable Programmable Read-Only Memory (EEPROM) or flash memory).
Regardless of whether or not a subsequent annealing is performed, the deposited PSG film is compatible with a subsequent CMP. More specifically, the CMP etch rate of the dense HDP-CVD film is slower and therefore more easily controlled than the CMP etch rate of less dense films deposited using many other types of deposition apparatus, as described further below.
In some preferred embodiments, the deposited HDP-CVD PSG film may be further densified by annealing the film at a temperature ranging between about 450-850° C. in a nitrogen (N2) ambient environment. This annealing step also serves to activate the phosphorus in the PSG film for providing gettering capability to trap mobile ions. Either the unannealed PSG film, being dense, or the annealed PSG film, being further densified, is compatible with a subsequent CMP step, which provides further planarization. In contrast, films deposited using some other systems besides HDP-CVD systems are often not dense enough and so may open up voids or seams after a subsequent CMP step, as well as having a CMP etch rate that is too high and therefore difficult to control.
In alternative preferred embodiments, the HDP-CVD PSG film may be deposited with pedestal 44 maintained at between about 550-650° C., as mentioned above, eliminating the need for subsequent annealing and being compatible with a subsequent CMP. With these alternative preferred embodiments, the HDP-CVD PSG film deposited at high enough temperatures activates the phosphorus to provide gettering capability without requiring an annealing step, as well as providing a dense film compatible with a subsequent CMP step. Advantageously, a process step (annealing) may be eliminated with these alternative embodiments.
The parameters in the above PSG processes should not be considered limiting to the claims. For example, the flow values discussed above apply for an HDP-CVD chamber (having a 22 liter total volume and outfitted for 200-mm wafers) in a 5200 Centura™ HDP-CVD system available from Applied Materials, Inc., but these values may differ depending on the type or size of the chamber used. Embodiments of the present invention may also be applicable to apparatus equipped for other wafers, such as 150-mm wafers and 300-mm wafers. One of ordinary skill in the art can also use other chemicals, chamber parameters, and conditions to produce similar films.
IV. Experimental Results
To illustrate the effectiveness of the method of the present invention, experiments were performed depositing a PSG film according to the embodiment of the method of the present invention. The PSG film was deposited over a low-resistivity P type silicon substrate in the HDP-CVD system (having a 22 liter volume and equipped for 200-mm wafers) mentioned above. For the experiments described below, the process conditions described herein remained constant, unless otherwise indicated. Specifically, the PH3 and SiH4 gas mixture (with phosphine being about 46% of the total hydride mixture) was introduced into the chamber at a rate of about 50 sccm, oxygen was introduced into the chamber at a rate of about 80 sccm, and argon was introduced into the chamber at a rate of about 20 sccm. The ratio of oxygen to total hydride is about 1.6:1. The temperature of pedestal 44 in the vacuum chamber was maintained at about 450° C. using helium heat-transfer gas at about 1.0 torr, and the pressure within the chamber was maintained at about 7 mtorr. An inductively coupled plasma was formed by setting the source RF (about 2.0 MHz) power at about 3500 Watts, and applying bias RF (about 1.8 MHz) power at about 1500-1600 Watts. The resulting PSG film has a about 6.5 wt % phosphorus, unless otherwise indicated.
FIGS. 3-8 illustrate various test results for HDP-CVD PSG films deposited using the experimental process recipe discussed above, unless otherwise indicated, without annealing. FIG. 3 is a graph illustrating absorbance (absorbance units) as a function of wavenumber (cm-1) of the unannealed, as-deposited HDP-CVD PSG film using the experimental process recipe discussed above. Moisture content of the PSG film was measured using Fourier Transform Infrared (FTIR) spectroscopy, as is well known to one of ordinary skill in the art. As seen in FIG. 3, the deposited PSG film shows no moisture absorbance for two different values of heat-transfer gas pressure (or back-side pressure) of about 1.0 torr or about 3.0 torr. FIG. 3 indicates the dense nature of the deposited PSG film using the process recipe, according to the specific embodiment. The silicon and phosphorus concentration of the PSG film of FIG. 3 is shown in FIG. 4. FIG. 4 is a graph illustrating the concentration (atoms/cm3) as a function of depth (μm) in the PSG film. The dopant concentration was measured using Secondary Ion Mass Spectroscopy (SIMS), as is well known to one of ordinary skill in the art. FIG. 4 demonstrates that the phosphorus content is very uniform throughout the thickness of the PSG film, which is desirable in many applications.
FIG. 5 is a graph illustrating the relation between the HDP-CVD PSG film deposition rate (Å/minute) and the ratio (%) of phosphine content to total phosphine and silane gas mixture introduced into the chamber during deposition. The PSG film was deposited using the above-discussed process recipe with bias RF set to about 1500 Watts. For the preferred range of phosphine:hydride ratios (10-50%) discussed above for exemplary process recipes, the deposition rate ranges between about 3000 and 2000 Å/min, with the deposition rate decreasing in a substantially linear manner as the phosphine:hydride ratio increases. The experimental results indicate that for higher deposition rates from about 3000 to 2600 Å/min, the phosphine:hydride ratio is preferably between about 10-26%.
FIG. 6 illustrates the relation between phosphine:hydride ratio and phosphorus wt % in the deposited PSG film using two different bias RF power levels. For a phosphine:hydride ratio varied between about 10-26%, the wt % of phosphorus in the deposited film generally ranges between about 2-7 wt % for a "low bias RF" power level of about 1300 Watts (corresponding to about 4.1 Watts/cm2) and for a "high bias RF" power level of about 1600 Watts (corresponding to about 5.51 Watts/cm2). FIG. 6 also indicates that increasing the bias RF power level increases the wt % of phosphorus in the deposited PSG film. The increased bias RF power level increases the sputtering effects in the HDP-CVD process, resulting in higher incorporation of phosphorus in the deposited film. More specifically, FIG. 6 illustrates that PSG films having about 6.5 wt % and about 4 wt % of phosphorus may be deposited at the high bias RF power level of 1600 Watts by using a phosphine:hydride ratio of about 24% and about 15%, respectively, at a hydride flow rate of about 50 sccm.
FIG. 7 illustrates the phosphorus content (wt %) and stress (MPa) evolution of the PSG film deposited using the experimental process recipe with varying deposition temperatures as indicated by the helium heat-transfer gas pressure, HeP (torr). As shown by FIG. 7, the phosphorus content in the PSG film generally increases as the deposition temperature decreases (i.e., the heat-transfer gas pressure increases and cools the wafer on the pedestal). More specifically, for heat-transfer gas pressures of about 1.0, 2.0, 3.0 and 4.0 torr, the corresponding phosphorus contents of the deposited PSG films are about 6.0, 6.3, 6.6 and 6.9 wt % phosphorus. FIG. 7 also demonstrates that these PSG films are compressively stressed, with the films tending to become more tensile in stress as the heat-transfer gas pressure increases (i.e., deposition temperature decreases).
FIG. 8 shows the thermal desorption spectrum of the deposited PSG film over a range of temperatures. The data in FIG. 8 was obtained using Thermal Desorption Spectroscopy (TDS) measurements on the PSG film deposited using the experimental process recipe but at about 400° C. The TDS measurements, which were conducted on the HDP-CVD PSG film, were performed by heating the deposited film in a furnace over a range of temperatures (from 0-800° C.), to demonstrate the stability of the deposited film. The furnace was evacuated to a baseline pressure of about 1×10-10 torr at the start of the measurements. As shown in FIG. 8, water (H2 O) and hydrogen (H2) outgas from the HDP-CVD PSG film (deposited at about 400° C.) at a furnace temperature of about 500° C. The thermal desorption spectrum shown in FIG. 8 for the HDP-CVD PSG film is comparable to that of high quality HDP-CVD USG films which have been demonstrated to be stable. Similar experiments performed with HDP-CVD PSG films deposited at temperatures lower than about 400° C. indicated that the outgassing occurred at temperatures lower than about 500° C. HDP-CVD PSG films deposited at temperatures higher than about 400° C. are therefore believed to outgas at temperatures higher than about 500° C.
FIGS. 9-11 illustrate various test results for HDP-CVD PSG films deposited and then annealed, as described below. FIG. 9 is a graph showing the stress (megaPascal, i.e. MPa) and film shrinkage (%) of the PSG film deposited under the above experimental conditions as a function of annealing temperature (°C). As shown in FIG. 9, the PSG film as deposited is compressive, having a stress ranging between about -40 MPa to about 0 MPa for temperatures between about 25° C. to about 450° C. The PSG film then becomes tensile as the film is heated up to about 500° C. At temperatures greater than about 500° C., the film becomes more compressive and the stress stabilizes at about -135 MPa. FIG. 9 also demonstrates that the PSG film has low shrinkage for annealing temperatures between about 25° C. to about 600° C., and shrinkage greater than about 1.0% for annealing temperatures above about 600° C. Shrinkage of the film stabilizes above 850° C., indicating complete densification of the film.
FIG. 10 is a secondary electron micrograph (SEM) showing the gap filling capability of the PSG film used as a PMD layer over a gap (between the closest adjacent gate electrodes) having about a 0.35 μm width and about a 2:1 aspect ratio. The PSG film shown in FIG. 10 was deposited under the above described experimental conditions and then annealed at about 850° C. for about 20 minutes. As seen in FIG. 10, the PSG film exhibits good gap fill capability.
The PSG film of FIG. 10 also provides efficient gettering capability, as shown in FIG. 11, which illustrates that there is no mobile charge peak in the film. FIG. 11 shows measurements by a Triangular Sweep Voltage technique, well known by one of ordinary skill in the art, performed at 300° C. The test was conducted by subjecting the MOS capacitors shown in FIG. 10 to a positive voltage (+100 V) during 20 minutes to accumulate positive mobile charges in the dielectric at the Si/SiO2 interface. A linear-voltage ramp (7 V/min from +10V to -10V) was then applied on the metal electrode in order to accumulate the mobile charges at the metal/SiO2 interface, and immediately thereafter, a second linear-voltage ramp in the opposite direction was applied to induce an opposite move. The absence of mobile charge peaks indicates that the PSG film has efficiently gettered any mobile charges.
FIG. 12 illustrates the relation between atomic % of phosphorus in the PSG film and the ratio between CMP rates of the HDP-CVD PSG film and the HDP-CVD undoped silicate glass (USG) film. Both the PSG and USG films were not annealed. A 1.5 μm standard HDP-CVD USG film was deposited using HDPCVD according to the experimental process recipe without phosphine and 1.5 μm HDP-CVD PSG films (with varying phosphorus content) were deposited according to the experimental process recipe. Each film was then planarized by CMP. As the atomic % of phosphorus in the PSG film increases, the CMP rate of the PSG film increases, as shown in FIG. 12. When similar experiments were performed using other films (deposited with different systems than HDP-CVD systems) in relation to HDP-CVD USG films (in order to compare to FIG. 12), the CMP rates of HDP-CVD PSG films was seen to be up to almost 50% slower than the CMP rates of a BPSG film. Accordingly, the CMP rate of HDP-CVD PSG is slower and more easily controlled than with BPSG films, which are commonly used in PMD applications.
Further tests using colorimetry, as is well known in the art, on HDP-CVD PSG films deposited at different temperatures were conducted that indicated the high quality of HDP-CVD PSG films. Both films were 6 wt % phosphorus, unannealed HDP-CVD PSG films, deposited at about 350° C. (corresponding to about 3 torr HeP) and at about 450° C. (corresponding to about 1 torr HeP). Tests on the HDP-CVD PSG film deposited at 350° C. indicated that the film contained about 99.7% phosphorus in the form of P2 O5, with phosphorus in the form of P2 O3 being below detection limits. Tests on the HDP-CVD PSG film deposited at 400° C. indicated that the film contained about 99.8% phosphorus in the form of P2 O5, with phosphorus in the form of P2 O3 being below detection limits. HDP-CVD PSG films deposited at temperatures higher than about 400° C. are believed to contain even closer to 100% phosphorus in the form of P2 O5. These tests indicated that HDP-CVD films have phosphorus in the preferred form of P2 O5 without any significant phosphorus in the form of P2 O3. In contrast, PSG films deposited using other types of CVD apparatus often undesirably result in films with part (on the order of about 5%) of the phosphorus in the form of P2 O3.
Therefore, HDP-CVD PSG films appear very promising for PMD applications where CMP planarization techniques are used. In particular, HDP-CVD PSG films are dense, high quality films having low moisture and low stress. HDP-CVD PSG films also may be deposited with high deposition rates, thereby resulting in higher wafer throughput. Further, HDP-CVD PSG films are CMP compatible whether the HDP-CVD PSG films are annealed or not.
It is to be understood that the above description is intended to be illustrative and not restrictive. Many embodiments will be apparent to those of skill in the art upon reviewing the above description. By way of example, the inventions herein have been illustrated primarily with regard to specific PSG process recipes, but they are not so limited. For example, the dielectric film formed according to other embodiments may be deposited using other oxygen sources besides O2, or using other sputtering gases besides argon. Those skilled in the art will recognize other equivalent or alternative methods of depositing the dielectric layer while remaining within the scope of the claims of the present invention. The scope of the invention should, therefore, be determined not with reference to the above description, but should instead be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3481781 *||Mar 17, 1967||Dec 2, 1969||Rca Corp||Silicate glass coating of semiconductor devices|
|US4178877 *||Mar 13, 1978||Dec 18, 1979||Fujitsu Limited||Apparatus for plasma treatment of semiconductor materials|
|US4394401 *||Aug 7, 1981||Jul 19, 1983||Fujitsu Limited||Method of plasma enhanced chemical vapor deposition of phosphosilicate glass film|
|US4443489 *||May 10, 1983||Apr 17, 1984||United Technologies Corporation||Method for the formation of phosphorous-nitrogen based glasses useful for the passivation of III-V semiconductor materials|
|US4486465 *||Sep 30, 1983||Dec 4, 1984||Motorola, Inc.||Method for deposition on a semiconductor wafer|
|US4513026 *||Aug 1, 1983||Apr 23, 1985||Fujitsu Limited||Method for coating a semiconductor device with a phosphosilicate glass|
|US4781945 *||Jun 23, 1987||Nov 1, 1988||Fujitsu Limited||Process for the formation of phosphosilicate glass coating|
|US4830974 *||Jan 11, 1988||May 16, 1989||Atmel Corporation||EPROM fabrication process|
|US4920077 *||Sep 27, 1988||Apr 24, 1990||Sgs-Thomson Microelectronics S.R.L.||Method of manufacturing monolythic integrated circuits|
|US4948757 *||Feb 9, 1989||Aug 14, 1990||General Motors Corporation||Method for fabricating three-dimensional microstructures and a high-sensitivity integrated vibration sensor using such microstructures|
|US4962063 *||Mar 10, 1989||Oct 9, 1990||Applied Materials, Inc.||Multistep planarized chemical vapor deposition process with the use of low melting inorganic material for flowing while depositing|
|US5082517 *||Aug 23, 1990||Jan 21, 1992||Texas Instruments Incorporated||Plasma density controller for semiconductor device processing equipment|
|US5100817 *||Jul 12, 1991||Mar 31, 1992||International Business Machines Corporation||Method of forming stacked self-aligned polysilicon PFET devices and structures resulting therefrom|
|US5112776 *||Jan 22, 1991||May 12, 1992||Applied Materials, Inc.||Method for planarizing an integrated circuit structure using low melting inorganic material and flowing while depositing|
|US5204288 *||Mar 4, 1992||Apr 20, 1993||Applied Materials, Inc.||Method for planarizing an integrated circuit structure using low melting inorganic material|
|US5279865 *||Jun 28, 1991||Jan 18, 1994||Digital Equipment Corporation||High throughput interlevel dielectric gap filling process|
|US5409743 *||May 14, 1993||Apr 25, 1995||International Business Machines Corporation||PECVD process for forming BPSG with low flow temperature|
|US5484749 *||Apr 4, 1995||Jan 16, 1996||Alcan-Tech Co., Inc.||Manufacturing method of semiconductor device|
|US5525379 *||Aug 10, 1995||Jun 11, 1996||Canon Kabushiki Kaisha||Method for manufacturing an optical recording medium|
|US5747389 *||May 26, 1992||May 5, 1998||Intel Corporation||Crack resistant passivation layer|
|1||Levin R.M. and Adams, A.C., "Low Pressure Deposition of Phosphosilicate Glass Films", J. Electrochem Soc.: Solid-State Science and Technology, Jul. 1982, pp. 1588-1592.|
|2||*||Levin R.M. and Adams, A.C., Low Pressure Deposition of Phosphosilicate Glass Films , J. Electrochem Soc.: Solid State Science and Technology, Jul. 1982, pp. 1588 1592.|
|3||*||Wolf, S. and Tauber, R.N. Silicon Processesing for the VLSI Era, vol.. 1, Lattice Press, Sunset Beach, p. 361, 1986.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6221755 *||Jul 22, 1999||Apr 24, 2001||Canon Sales Co., Inc.||Film formation method and manufacturing method of semiconductor device|
|US6364958||May 24, 2000||Apr 2, 2002||Applied Materials, Inc.||Plasma assisted semiconductor substrate processing chamber having a plurality of ground path bridges|
|US6372664 *||Oct 15, 1999||Apr 16, 2002||Taiwan Semiconductor Manufacturing Company||Crack resistant multi-layer dielectric layer and method for formation thereof|
|US6376336||Feb 1, 2001||Apr 23, 2002||Advanced Micro Devices, Inc.||Frontside SOI gettering with phosphorus doping|
|US6444534||Jan 30, 2001||Sep 3, 2002||Advanced Micro Devices, Inc.||SOI semiconductor device opening implantation gettering method|
|US6461966||Dec 14, 2001||Oct 8, 2002||Taiwan Semiconductor Manufacturing Company||Method of high density plasma phosphosilicate glass process on pre-metal dielectric application for plasma damage reducing and throughput improvement|
|US6462366 *||Jan 12, 2000||Oct 8, 2002||Sharp Laboratories Of America, Inc.||Ferroelectric nonvolatile transistor|
|US6468490||Jun 29, 2000||Oct 22, 2002||Applied Materials, Inc.||Abatement of fluorine gas from effluent|
|US6479385||May 31, 2000||Nov 12, 2002||Taiwan Semiconductor Manufacturing Company||Interlevel dielectric composite layer for insulation of polysilicon and metal structures|
|US6489254||Aug 29, 2000||Dec 3, 2002||Atmel Corporation||Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG|
|US6534423 *||Dec 27, 2000||Mar 18, 2003||Novellus Systems, Inc.||Use of inductively-coupled plasma in plasma-enhanced chemical vapor deposition reactor to improve film-to-wall adhesion following in-situ plasma clean|
|US6559026||May 25, 2000||May 6, 2003||Applied Materials, Inc||Trench fill with HDP-CVD process including coupled high power density plasma deposition|
|US6596653||May 11, 2001||Jul 22, 2003||Applied Materials, Inc.||Hydrogen assisted undoped silicon oxide deposition process for HDP-CVD|
|US6670259||Feb 5, 2002||Dec 30, 2003||Advanced Micro Devices, Inc.||Inert atom implantation method for SOI gettering|
|US6689252||Jul 28, 1999||Feb 10, 2004||Applied Materials, Inc.||Abatement of hazardous gases in effluent|
|US6737328 *||Feb 2, 2000||May 18, 2004||Micron Technology, Inc.||Methods of forming silicon dioxide layers, and methods of forming trench isolation regions|
|US6740601||May 11, 2001||May 25, 2004||Applied Materials Inc.||HDP-CVD deposition process for filling high aspect ratio gaps|
|US6759306 *||Jul 10, 1998||Jul 6, 2004||Micron Technology, Inc.||Methods of forming silicon dioxide layers and methods of forming trench isolation regions|
|US6808748||Jan 23, 2003||Oct 26, 2004||Applied Materials, Inc.||Hydrogen assisted HDP-CVD deposition process for aggressive gap-fill technology|
|US6812153||Apr 30, 2002||Nov 2, 2004||Applied Materials Inc.||Method for high aspect ratio HDP CVD gapfill|
|US6893983||Sep 13, 2001||May 17, 2005||Tech Semiconductor Singapore Pte Ltd.||Method for depositing a very high phosphorus doped silicon oxide film|
|US6903031||Sep 3, 2003||Jun 7, 2005||Applied Materials, Inc.||In-situ-etch-assisted HDP deposition using SiF4 and hydrogen|
|US6914016||Jan 21, 2004||Jul 5, 2005||Applied Materials, Inc.||HDP-CVD deposition process for filling high aspect ratio gaps|
|US6929700||Mar 25, 2003||Aug 16, 2005||Applied Materials, Inc.||Hydrogen assisted undoped silicon oxide deposition process for HDP-CVD|
|US6946345 *||Oct 17, 2003||Sep 20, 2005||International Business Machines Corporation||Self-aligned buried strap process using doped HDP oxide|
|US6958112||May 27, 2003||Oct 25, 2005||Applied Materials, Inc.||Methods and systems for high-aspect-ratio gapfill using atomic-oxygen generation|
|US6958264 *||Apr 3, 2001||Oct 25, 2005||Advanced Micro Devices, Inc.||Scribe lane for gettering of contaminants on SOI wafers and gettering method|
|US7018908||Mar 30, 2004||Mar 28, 2006||Micron Technology, Inc.||Methods of forming silicon dioxide layers, and methods of forming trench isolation regions|
|US7045849||May 21, 2003||May 16, 2006||Sandisk Corporation||Use of voids between elements in semiconductor structures for isolation|
|US7049211||Mar 25, 2005||May 23, 2006||Applied Materials||In-situ-etch-assisted HDP deposition using SiF4|
|US7064077||Oct 1, 2004||Jun 20, 2006||Applied Materials||Method for high aspect ratio HDP CVD gapfill|
|US7081414||May 23, 2003||Jul 25, 2006||Applied Materials, Inc.||Deposition-selective etch-deposition process for dielectric film gapfill|
|US7087497||Mar 4, 2004||Aug 8, 2006||Applied Materials||Low-thermal-budget gapfill process|
|US7087536||Sep 1, 2004||Aug 8, 2006||Applied Materials||Silicon oxide gapfill deposition using liquid precursors|
|US7097886||Dec 13, 2002||Aug 29, 2006||Applied Materials, Inc.||Deposition process for high aspect ratio trenches|
|US7183227||Jul 1, 2004||Feb 27, 2007||Applied Materials, Inc.||Use of enhanced turbomolecular pump for gapfill deposition using high flows of low-mass fluent gas|
|US7196021||Mar 30, 2005||Mar 27, 2007||Applied Materials, Inc.||HDP-CVD deposition process for filling high aspect ratio gaps|
|US7205240||Jun 4, 2003||Apr 17, 2007||Applied Materials, Inc.||HDP-CVD multistep gapfill process|
|US7211499||Feb 23, 2006||May 1, 2007||Micron Technology, Inc.||Methods of forming silicon dioxide layers, and methods of forming trench isolation regions|
|US7223675||May 10, 2005||May 29, 2007||Dongbu Electronics Co., Ltd.||Method of forming pre-metal dielectric layer|
|US7229931||Jun 16, 2004||Jun 12, 2007||Applied Materials, Inc.||Oxygen plasma treatment for enhanced HDP-CVD gapfill|
|US7320917||Oct 22, 2002||Jan 22, 2008||Fujitsu Limited||Semiconductor device and method for manufacturing the same|
|US7431967 *||Jan 14, 2004||Oct 7, 2008||Applied Materials, Inc.||Limited thermal budget formation of PMD layers|
|US7456116||Dec 20, 2004||Nov 25, 2008||Applied Materials, Inc.||Gap-fill depositions in the formation of silicon containing dielectric materials|
|US7524750||Oct 27, 2006||Apr 28, 2009||Applied Materials, Inc.||Integrated process modulation (IPM) a novel solution for gapfill with HDP-CVD|
|US7569465||Aug 22, 2005||Aug 4, 2009||Sandisk Corporation||Use of voids between elements in semiconductor structures for isolation|
|US7571698||Jan 10, 2005||Aug 11, 2009||Applied Materials, Inc.||Low-frequency bias power in HDP-CVD processes|
|US7585744 *||Dec 8, 2003||Sep 8, 2009||Freescale Semiconductor, Inc.||Method of forming a seal for a semiconductor device|
|US7595088||Aug 10, 2004||Sep 29, 2009||Applied Materials, Inc.||Hydrogen assisted HDP-CVD deposition process for aggressive gap-fill technology|
|US7628897||Sep 12, 2003||Dec 8, 2009||Applied Materials, Inc.||Reactive ion etching for semiconductor device feature topography modification|
|US7642171||Nov 16, 2004||Jan 5, 2010||Applied Materials, Inc.||Multi-step anneal of thin films for film densification and improved gap-fill|
|US7674727||Mar 9, 2010||Applied Materials, Inc.||Nitrous oxide anneal of TEOS/ozone CVD for improved gapfill|
|US7678665||Mar 7, 2007||Mar 16, 2010||Freescale Semiconductor, Inc.||Deep STI trench and SOI undercut enabling STI oxide stressor|
|US7678715||Dec 21, 2007||Mar 16, 2010||Applied Materials, Inc.||Low wet etch rate silicon nitride film|
|US7691753||Jun 5, 2006||Apr 6, 2010||Applied Materials, Inc.||Deposition-selective etch-deposition process for dielectric film gapfill|
|US7700049||Oct 31, 2006||Apr 20, 2010||Applied Materials, Inc.||Methods and apparatus for sensing characteristics of the contents of a process abatement reactor|
|US7736599||Nov 12, 2004||Jun 15, 2010||Applied Materials, Inc.||Reactor design to reduce particle deposition during process abatement|
|US7736600||Oct 31, 2006||Jun 15, 2010||Applied Materials, Inc.||Apparatus for manufacturing a process abatement reactor|
|US7799698||Jun 5, 2006||Sep 21, 2010||Applied Materials, Inc.||Deposition-selective etch-deposition process for dielectric film gapfill|
|US7939422||Nov 29, 2007||May 10, 2011||Applied Materials, Inc.||Methods of thin film process|
|US7985379||Aug 14, 2007||Jul 26, 2011||Applied Materials, Inc.||Reactor design to reduce particle deposition during process abatement|
|US8497211||Jun 6, 2012||Jul 30, 2013||Applied Materials, Inc.||Integrated process modulation for PSG gapfill|
|US8679982||Apr 18, 2012||Mar 25, 2014||Applied Materials, Inc.||Selective suppression of dry-etch rate of materials containing both silicon and oxygen|
|US8679983||Apr 18, 2012||Mar 25, 2014||Applied Materials, Inc.||Selective suppression of dry-etch rate of materials containing both silicon and nitrogen|
|US8741778||Aug 3, 2011||Jun 3, 2014||Applied Materials, Inc.||Uniform dry etch in two stages|
|US8765574||Mar 15, 2013||Jul 1, 2014||Applied Materials, Inc.||Dry etch process|
|US8771536||Oct 24, 2011||Jul 8, 2014||Applied Materials, Inc.||Dry-etch for silicon-and-carbon-containing films|
|US8771539||Sep 14, 2011||Jul 8, 2014||Applied Materials, Inc.||Remotely-excited fluorine and water vapor etch|
|US8801952||Jun 3, 2013||Aug 12, 2014||Applied Materials, Inc.||Conformal oxide dry etch|
|US8808563||Apr 4, 2012||Aug 19, 2014||Applied Materials, Inc.||Selective etch of silicon by way of metastable hydrogen termination|
|US8895449||Aug 14, 2013||Nov 25, 2014||Applied Materials, Inc.||Delicate dry clean|
|US8921234||Mar 8, 2013||Dec 30, 2014||Applied Materials, Inc.||Selective titanium nitride etching|
|US8927390||Sep 21, 2012||Jan 6, 2015||Applied Materials, Inc.||Intrench profile|
|US8951429||Dec 20, 2013||Feb 10, 2015||Applied Materials, Inc.||Tungsten oxide processing|
|US8956980||Nov 25, 2013||Feb 17, 2015||Applied Materials, Inc.||Selective etch of silicon nitride|
|US8969212||Mar 15, 2013||Mar 3, 2015||Applied Materials, Inc.||Dry-etch selectivity|
|US8975152||Nov 5, 2012||Mar 10, 2015||Applied Materials, Inc.||Methods of reducing substrate dislocation during gapfill processing|
|US8980763||Mar 15, 2013||Mar 17, 2015||Applied Materials, Inc.||Dry-etch for selective tungsten removal|
|US8999856||Mar 9, 2012||Apr 7, 2015||Applied Materials, Inc.||Methods for etch of sin films|
|US9012302||Sep 11, 2014||Apr 21, 2015||Applied Materials, Inc.||Intrench profile|
|US9018108||Mar 15, 2013||Apr 28, 2015||Applied Materials, Inc.||Low shrinkage dielectric films|
|US9023732||Apr 7, 2014||May 5, 2015||Applied Materials, Inc.||Processing systems and methods for halide scavenging|
|US9023734||Mar 15, 2013||May 5, 2015||Applied Materials, Inc.||Radical-component oxide etch|
|US9034770||Mar 15, 2013||May 19, 2015||Applied Materials, Inc.||Differential silicon oxide etch|
|US9040422||Jun 3, 2013||May 26, 2015||Applied Materials, Inc.||Selective titanium nitride removal|
|US9064815||Mar 9, 2012||Jun 23, 2015||Applied Materials, Inc.||Methods for etch of metal and metal-oxide films|
|US9064816||Mar 15, 2013||Jun 23, 2015||Applied Materials, Inc.||Dry-etch for selective oxidation removal|
|US9093371||Apr 7, 2014||Jul 28, 2015||Applied Materials, Inc.||Processing systems and methods for halide scavenging|
|US9093390||Jun 25, 2014||Jul 28, 2015||Applied Materials, Inc.||Conformal oxide dry etch|
|US9111877||Mar 8, 2013||Aug 18, 2015||Applied Materials, Inc.||Non-local plasma oxide etch|
|US9114438||Aug 21, 2013||Aug 25, 2015||Applied Materials, Inc.||Copper residue chamber clean|
|US9117855||Mar 31, 2014||Aug 25, 2015||Applied Materials, Inc.||Polarity control for remote plasma|
|US9132436||Mar 13, 2013||Sep 15, 2015||Applied Materials, Inc.||Chemical control features in wafer process equipment|
|US9136273||Mar 21, 2014||Sep 15, 2015||Applied Materials, Inc.||Flash gate air gap|
|US20030183898 *||Oct 22, 2002||Oct 2, 2003||Fujitsu Limited||Semiconductor device and method for manufacturing the same|
|US20040079728 *||Sep 12, 2003||Apr 29, 2004||Applied Materials, Inc.||Reactive ion etching for semiconductor device feature topography modification|
|US20040115898 *||Dec 13, 2002||Jun 17, 2004||Applied Materials, Inc.||Deposition process for high aspect ratio trenches|
|US20040119145 *||Sep 13, 2001||Jun 24, 2004||Tech Semiconducor Singapore Pte. Ltd.||Method for depositing a very high phosphorus doped silicon oxide film|
|US20040146661 *||Jan 23, 2003||Jul 29, 2004||Applied Materials, Inc.||Hydrogen assisted hdp-cvd deposition process for aggressive gap-fill technology|
|US20040149388 *||Jan 21, 2004||Aug 5, 2004||Klaus Breitschwerdt||Device and method for etching a substrate by using an inductively coupled plasma|
|US20040166695 *||Jan 14, 2004||Aug 26, 2004||Applied Materials, Inc.||Limited thermal budget formation of PMD layers|
|US20040180558 *||Mar 30, 2004||Sep 16, 2004||Sujit Sharan||Methods of forming silicon dioxide layers, and methods of forming trench isolation regions|
|US20040188740 *||Oct 17, 2003||Sep 30, 2004||International Business Machines Corp.||Self-aligned buried strap process using doped HDP oxide|
|US20040232496 *||May 21, 2003||Nov 25, 2004||Jian Chen||Use of voids between elements in semiconductor structures for isolation|
|US20040241342 *||May 27, 2003||Dec 2, 2004||Applied Materials, Inc.||Methods and systems for high-aspect-ratio gapfill using atomic-oxygen generation|
|US20040251236 *||May 23, 2003||Dec 16, 2004||Applied Materials, Inc.||[deposition-selective etch-deposition process for dielectric film gapfill]|
|US20050008790 *||Aug 10, 2004||Jan 13, 2005||Applied Materials, Inc.||Hydrogen assisted HDP-CVD deposition process for aggressive gap-fill technology|
|US20050048801 *||Sep 3, 2003||Mar 3, 2005||Applied Materials, Inc.||In-situ-etch-assisted HDP deposition using SiF4 and hydrogen|
|US20050079715 *||Oct 1, 2004||Apr 14, 2005||Applied Materials, Inc.||Method for high aspect ratio HDP CVD gapfill|
|US20050124089 *||Dec 8, 2003||Jun 9, 2005||Gogoi Bishnu P.||Method of forming a seal for a semiconductor device|
|US20050164517 *||Mar 25, 2005||Jul 28, 2005||Applied Materials, Inc.||In-situ-etch-assisted HDP deposition using SiF4|
|US20050181632 *||Mar 30, 2005||Aug 18, 2005||Applied Materials, Inc., A Delaware Corporation||HDP-CVD deposition process for filling high aspect ratio gaps|
|US20050196929 *||Mar 4, 2004||Sep 8, 2005||Applied Materials, Inc., A Delaware Corporation||Low-thermal-budget gapfill process|
|US20050255681 *||May 10, 2005||Nov 17, 2005||Dongbuanam Semiconductor Inc.||Method of forming pre-metal dielectric layer|
|US20050260356 *||May 18, 2004||Nov 24, 2005||Applied Materials, Inc.||Microcontamination abatement in semiconductor processing|
|US20050282398 *||Jun 16, 2004||Dec 22, 2005||Applied Materials, Inc., A Delaware Corporation||Oxygen plasma treatment for enhanced HDP-CVD gapfill|
|US20060030165 *||Nov 16, 2004||Feb 9, 2006||Applied Materials, Inc. A Delaware Corporation||Multi-step anneal of thin films for film densification and improved gap-fill|
|US20060046508 *||Sep 1, 2004||Mar 2, 2006||Applied Materials, Inc. A Delaware Corporation||Silicon oxide gapfill deposition using liquid precursors|
|US20060060143 *||Sep 23, 2005||Mar 23, 2006||Min-Woo Lee||Method and apparatus for forming a thin layer|
|US20060104879 *||Nov 12, 2004||May 18, 2006||Applied Materials, Inc.||Reactor design to reduce particle deposition during process abatement|
|US20060150913 *||Jan 10, 2005||Jul 13, 2006||Applied Materials, Inc.||Low-frequency bias power in HDP-CVD processes|
|US20060205175 *||Feb 23, 2006||Sep 14, 2006||Sujit Sharan||Methods of forming silicon dioxide layers, and methods of forming trench isolation regions|
|US20060225648 *||Jun 5, 2006||Oct 12, 2006||Applied Materials, Inc.||Use of enhanced turbomolecular pump for gapfill deposition using high flows of low-mass fluent gas|
|US20060228886 *||Jun 5, 2006||Oct 12, 2006||Applied Materials, Inc.||Deposition-selective etch-deposition process for dielectric film gapfill|
|US20060286764 *||Jun 5, 2006||Dec 21, 2006||Applied Materials, Inc.||Deposition-selective etch-deposition process for dielectric film gapfill|
|US20130064992 *||Mar 14, 2013||Shanghai Huali Microelectronics Corporation||Process for Eliminating Fog Particles on a Surface of High P Concentration PSG Film|
|USRE40507||Jun 25, 2003||Sep 16, 2008||Atmel Corporation||Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG|
|EP1158071A2 *||May 11, 2001||Nov 28, 2001||Applied Materials, Inc.||Method for depositing a layer on a surface of a substrate|
|EP1295963A2 *||Sep 20, 2002||Mar 26, 2003||Dalsa Semiconductor Inc.||Method of depositing an optical quality silica film by PECVD|
|EP1351287A2 *||Nov 19, 2002||Oct 8, 2003||Fujitsu Limited||Semiconductor device and method for manufacturing the same|
|WO2001089421A2||May 22, 2001||Nov 29, 2001||Orbus Medical Technologies Inc||Self-expanding stent|
|WO2006074489A1 *||Jan 10, 2006||Jul 13, 2006||Applied Materials Inc||Low-frequency bias power in hdp-cvd processes|
|U.S. Classification||438/783, 438/788, 438/784, 257/E21.275|
|International Classification||C23C16/40, C23C16/42, H01L21/283, B01J19/08, H01L21/285, H01L21/316|
|Cooperative Classification||H01L21/02211, H01L21/31625, H01L21/02129, C23C16/401, H01L21/02274|
|European Classification||H01L21/02K2C1L1B, H01L21/02K2E3B6B, H01L21/02K2C7C2, H01L21/316B4, C23C16/40B|
|Feb 19, 1997||AS||Assignment|
Owner name: APPLIED MATERIALS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:M SAAD, HICHEM;REEL/FRAME:008540/0280
Effective date: 19970219
|Jun 27, 2003||FPAY||Fee payment|
Year of fee payment: 4
|Jul 30, 2003||REMI||Maintenance fee reminder mailed|
|Jun 21, 2007||FPAY||Fee payment|
Year of fee payment: 8
|Jun 22, 2011||FPAY||Fee payment|
Year of fee payment: 12