Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6057597 A
Publication typeGrant
Application numberUS 09/172,451
Publication dateMay 2, 2000
Filing dateOct 14, 1998
Priority dateDec 15, 1997
Fee statusPaid
Also published asUS5893726
Publication number09172451, 172451, US 6057597 A, US 6057597A, US-A-6057597, US6057597 A, US6057597A
InventorsWarren M. Farnworth, David R. Hembree, Derek Gochnour, Salman Akram, John O. Jacobson, James M. Wark, Steven G. Thummel
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor package with pre-fabricated cover
US 6057597 A
Abstract
A semiconductor package includes a substrate having one or more dice mounted thereto, and a cover adapted to protect and form a sealed space for the dice. The cover can be pre-fabricated of molded plastic, or stamped metal, and attached to the substrate using a cured seal. A hole can also be provided through the substrate to permit pressure equalization during formation of the seal. The cover can be prefabricated in an enclosed configuration for attachment directly to the substrate, or in a planar configuration for attachment to a peripheral ridge on the substrate. In either embodiment, the cover is removable to permit defective dice to be replaced or repaired.
Images(3)
Previous page
Next page
Claims(27)
What is claimed is:
1. A semiconductor package comprising:
a substrate comprising an external contact;
a ridge on the substrate comprising a photopatterned resist;
a semiconductor die on the substrate in electrical communication with the external contact and encompassed by the ridge;
a cover attached to the ridge to form an enclosed space on the substrate for the die;
a seal between the cover and the substrate configured to attach the cover to the ridge and to seal the space; and
a vent hole in the substrate in flow communication with the space.
2. The package of claim 1 wherein the seal comprises a material selected from the group consisting of silicone adhesives, room temperature vulcanizing materials, thermosetting resins, cyanoacrylate adhesives, and anaerobic acrylic adhesives.
3. The package of claim 1 wherein the cover comprises a planar member.
4. The package of claim 1 wherein the cover comprises a material selected from the group consisting of plastic and metal.
5. The package of claim 1 wherein the external contact comprises an edge connector.
6. The package of claim 1 wherein the substrate comprises a plurality of external contacts in a grid array in electrical communication with the die.
7. A semiconductor package comprising:
a substrate comprising an edge connector;
a semiconductor die on the substrate in electrical communication with the edge connector;
a cover attached to the substrate to form an enclosed space on the substrate for the die;
a seal between the cover and the substrate comprising a polymer material configured to attach the cover to the substrate and to seal the space; and
a vent hole in the substrate in flow communication with the space.
8. A semiconductor package comprising:
a substrate comprising an external contact;
a semiconductor die mounted to the substrate in electrical communication with the external contact;
a deposited polymer ridge on the substrate surrounding the die and having a first height greater than a second height of the die on the substrate;
a planar cover attached to the ridge to form an enclosed space on the substrate for the die; and
a polymer seal between the cover and the ridge configured to attach the cover to the ridge and to seal the space.
9. The package of claim 8 wherein the die comprises a bumped die or a chip scale package flip chip mounted to the substrate.
10. The package of claim 8 wherein the die comprises a plurality of bond pads wire bonded to the substrate.
11. The package of claim 8 further comprising a vent hole in the substrate in flow communication with the space configured to equalize a pressure in the space.
12. The package of claim 8 further comprising a sealed vent hole in the substrate in flow communication with the space.
13. The package of claim 8 wherein the polymer ridge comprises a deposited, patterned and developed resist.
14. The package of claim 8 wherein the polymer seal comprises a material selected from the group consisting of silicone adhesives, room temperature vulcanizing materials, thermosetting resins, cyanoacrylate adhesives, and anaerobic acrylic adhesives.
15. A semiconductor package comprising:
a substrate comprising a plurality of die mounting sites including a replacement die mounting site;
an edge connector on the substrate comprising a plurality of external contacts;
a plurality of semiconductor dice on the die mounting sites in electrical communication with the external contacts;
a first cover attached to the substrate configured to form a first sealed space for the dice;
a replacement die on the replacement die mounting site in electrical communication with the external contacts and configured to replace a defective die of the semiconductor dice; and
a second cover attached to the substrate configured to form a second sealed space for the replacement die.
16. The package of claim 15 further comprising a first polymer seal attaching the first cover to the substrate and a second polymer seal attaching the second cover to the substrate.
17. The package of claim 15 further comprising a first ridge between the first cover and the substrate and a second ridge between the second cover and the substrate.
18. A semiconductor package comprising:
a substrate comprising an external contact;
a semiconductor die mounted to the substrate in electrical communication with the external contact and having a first height on the substrate;
a ridge on the substrate surrounding the die and having a second height on the substrate greater than the first height, the ridge comprising a deposited, patterned and developed resist;
a planar cover attached to the ridge, the cover and the ridge forming a space for enclosing the die;
a polymer seal between the cover and the ridge attaching the cover to the substrate.
19. The package of claim 18 further comprising a vent hole in the substrate in flow communication with the space configured to equalize a pressure in the space.
20. The package of claim 18 wherein the die comprises a bumped die flip chip mounted to the substrate.
21. The package of claim 18 wherein the die comprises a chip scale package.
22. A semiconductor package comprising:
a substrate comprising an electrical connector, a plurality of die mounting sites surrounded by a first polymer ridge having a first height, and a replacement die mounting site surrounded by a second polymer ridge having the first height;
a plurality of semiconductor dice mounted to the die mounting sites in electrical communication with the electrical connector and having a second height on the substrate which is less than the first height;
a first cover attached to the first ridge and configured to enclose the dice within a first space on the substrate;
a replacement die mounted to the replacement die mounting site in place of a defective die of the semiconductor dice and having the second height; and
a second cover attached to the second ridge and configured to enclose the replacement die within a second space on the substrate.
23. The package of claim 22 wherein the package comprises a single in line memory module.
24. The package of claim 22 wherein the first ridge and the second ridge comprise a patterned resist.
25. The package of claim 22 wherein the first cover and the second cover comprise molded plastic or metal.
26. The package of claim 22 further comprising a first vent hole in flow communication with the first space configured to equalize a pressure in the first space.
27. The package of claim 22 further comprising a second vent hole in flow communication with the second space configured to equalize a pressure in the second space.
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a division of application Ser. No. 08/990,866, filed on Dec. 15, 1997, U.S. Pat. No. 5,893,726.

FIELD OF THE INVENTION

This invention relates generally to semiconductor packaging. More particularly, this invention relates to a semiconductor package including a pre-fabricated cover for protecting dice on a substrate which is removable to permit defective dice to be removed or replaced.

BACKGROUND OF THE INVENTION

One type of semiconductor package is referred to as a "multi chip module". These packages include semiconductor dice mounted directly to a substrate, such as a printed circuit board. The dice can be bare dice or contained in chip scale packages. In addition, the dice can be mounted in a chip-on-board configuration, or in a flip chip configuration. With chip-on-board mounting, the dice are back bonded to the substrate, and wire bonds are formed between the bond pads on the dice, and corresponding bonding sites on the substrate. With flip chip bonding, the dice are mounted circuit side down, with the bond pads on the dice soldered to solder wettable pads on the substrate.

Typically, a multi chip module will be arranged in a particular electronic configuration. For example, a single-in-line memory module (SIMM) can include an array of interconnected DRAMs, with edge connectors on the substrate that include dedicated input/output ports for the module.

Also with multi chip modules, an encapsulant layer can be used to protect and seal the dice on the substrate. For example, the encapsulant material can be applied directly to the dice and substrate in the form of a "glob top". Glob top encapsulation materials typically comprise electrically insulating polymers such as epoxies, silicones and polyimides. The glob top can be formed by dispensing a required volume of viscous material over the dice and portions of the substrate. A fence can also be formed on the substrate, as a mold for defining a perimeter of the glob top. The glob top can be formed over individual dice and associated wire bonds, or can be formed over groups of dice. Following dispensing, the encapsulation material can be cured at an elevated temperature (e.g. 165 C.) for a suitable period of time (e.g. 60 minutes). Thereafter, the dice can be subjected to testing, to evaluate the electrical characteristics of the module prior to assembly in an electronic device.

One limitation of a glob top encapsulation process is that the curing process is relatively time consuming. This increases the length of the packaging process and decreases package throughput. Also, the glob top dispensing and curing apparatus can be relatively expensive to install and operate.

Another limitation of glob top encapsulation is that following encapsulation, the dice cannot be removed from the substrate. This essentially prevents defective dice from being replaced or repaired. Accordingly, some substrates are provided with one or more replacement sites on which replacement dice can be mounted. The defective dice are then electronically by-passed. However, replacement sites increase the size of the substrate and be add expense to the module. Also the defective dice may sometimes be repairable but cannot be removed for repair because of the glob top.

In view of the foregoing, it would be advantageous to utilize a cover to protect and seal dice on a substrate, which can be easily removed to permit defective dice to be repaired or replaced. Accordingly, the present invention is directed to a semiconductor package that includes a pre-fabricated protective cover for dice mounted to a substrate. Still further, the present invention is directed a method for fabricating electronic assemblies, such as multi chip modules and BGA connects, that include one or more dice on a substrate.

SUMMARY OF THE INVENTION

In accordance with the present invention an improved semiconductor package, and a method for fabricating the package are provided. The package, broadly stated, comprises: a substrate; one or more semiconductor dice mounted to the substrate; a cover configured to form an enclosed space for the dice; and a seal formed between the cover and the substrate, configured to attach the cover to the substrate and seal the enclosed space.

The cover can comprise a pre-fabricated component such as a molded plastic member, or a stamped metal member attached directly to the substrate using the seal. In an illustrative embodiment the cover has an enclosing configuration with a top portion, end walls and sidewalls shaped to form the enclosed space. In an alternate embodiment, a ridge can be formed on the substrate, and a planar cover attached to the ridge with the seal formed therebetween.

The seal can comprise a curable elastomeric material, such as a silicone adhesive, a room temperature vulcanizing material, or a thermosetting resin. With an elastomeric seal material, thermal stresses between the cover and the substrate can be absorbed. The seal can also comprise a relatively incompressible material such as a thermosetting resin, an instant curing material such as a cyanoacrylate adhesive, or an anaerobic acrylic adhesive.

The package can be in a configuration of a single die mounted to a ball grid array (BGA) substrate. Alternately, the package can be in a configuration of a multi chip module, such as a SIMM module. In the multi chip embodiment, one or more covers can be used to encompass a portion or all of the dice on the substrate, or multiple covers can be used to encompass individual dice. In either embodiment, the cover is removable to permit repair or replacement of defective dice.

The method for fabricating the semiconductor package, broadly stated, comprises: providing a substrate with one or more dice mounted thereto; providing a pre-fabricated cover configured to form an enclosed space for the dice; and then forming a seal between the cover and substrate to attach the cover to the substrate and seal the space.

If desired, the attaching step can be performed in stages, wherein the cover is initially tacked to the substrate, and functionality tests are performed on the dice. Following testing, the tacked cover can be easily removed for repairing or replacing defective dice. If the dice are determined to be acceptable, a remainder of the seal can be formed. The attaching step can also include the step of providing a hole through the substrate, to permit pressure equalization in the sealed space during seal formation. Following seal formation, the hole can be sealed with a cured elastomer or a reflowed metal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view of a package constructed in accordance with the invention comprising a BGA substrate and a wire bonded die protected by a cover.

FIG. 2 is a cross sectional view of the package taken along line 2--2 of FIG. 1.

FIG. 2A is a cross sectional view equivalent to FIG. 2 of an alternate embodiment package with a flip chip mounted die.

FIG. 3 is a perspective view of one embodiment of the cover of the present invention.

FIG. 4 is a bottom view of another embodiment of the cover of the present invention.

FIG. 5 is a side view of FIG. 4.

FIG. 6 is a cross sectional view taken along section line 6--6 of FIG. 4.

FIG. 7 is a perspective view of an alternate embodiment package in the form of a multi chip module.

FIG. 8 is a perspective view of another alternate embodiment package in the form of a SIMM module.

FIG. 9 is a perspective view of another alternate embodiment package with parts removed, illustrated during fabrication of the package.

FIG. 10 is a cross sectional view taken along section line 10--10 of FIG. 9.

FIG. 11 is a perspective view of the completed alternate embodiment package initially illustrated in FIG. 9.

FIG. 12 is a cross sectional view taken along section line 12--12 of FIG. 11.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIGS. 1 and 2, a package 10 constructed in accordance with the invention is illustrated. The package 10 includes a single semiconductor die 12 mounted to a substrate 14. The semiconductor die 12 can be in the form of a conventional bare die, or can be in the form of a chip scale package. The substrate 14 comprises an electrically insulating material such as ceramic, plastic, or FR-4, or a semiconducting material such as silicon. In the case of a semiconducting material insulating layers are preferably formed to insulate the bulk of the substrate from other electrical components.

As shown in FIG. 2, the substrate 14 includes an array of external contacts 16. In this embodiment the external contacts 16 comprise metal balls in a dense array, such as a ball grid array (BGA), or fine ball grid array (FBGA). The external contacts 16 are in electrical communication with conductive traces and other circuit components formed on the substrate 14. For example, internal traces 15 can be formed in the substrate 14 in electrical communication with the external contacts 16 and with bonding sites 17 on a face of the substrate 14.

As also shown in FIG. 2, the die 12 is mounted to the substrate 14 in a chip on board configuration. In this configuration the die 12 can be back bonded to the substrate 14 using a suitable adhesive. In addition, wires 18 can be bonded to bond pads on the die and to the bonding sites 17 on the substrate 10. Alternately, as shown in FIG. 2A, a package 10A can include a bumped semiconductor die 12A, which is flip chip mounted to a substrate 14A. In the flip chip package 10A, solder bumps 13 on the die 12A are bonded to corresponding bonding sites 17A on the substrate 14A.

Referring again to FIG. 2, the package 10 also includes a protective cover 20. The cover 20 comprises a separate prefabricated member attached to the substrate 10. In addition, the cover 20 encloses the die 12 without being in physical contact therewith, to form an enclosed space bounded by the cover 20 and the substrate 14. In the embodiment illustrated in FIGS. 1-3, the cover 20 comprises a pre-molded plastic member. The pre-molded plastic cover 20 can comprise a thermoplastic plastic, a thermosetting plastic or a liquid crystal polymer. Exemplary materials include polyetherimide (PEI) and polyphenyl sulfide (PPS).

As clearly shown in FIG. 3, the cover 20 includes a top portion 22, opposed end walls 23, and opposed side walls 24 depending therefrom. The end walls 23 and side walls 24 can be generally perpendicular to the top portion 22, or can form an obtuse angle with the top portion 22 substantially as shown. In addition, the end walls 23 and side walls 24 define a continuous peripheral rim 26. The peripheral rim 26 can be sized to surround the die 12 and a portion of the substrate 10, such as the wire bonding area thereof. With this configuration, the top portion 22, end walls 23 and side walls 24 of the cover 20 completely surround and form an enclosed space for the die 12.

Referring to FIGS. 4-6, rather than being pre-molded plastic, a cover 20A can be pre-fabricated of a metal, such as aluminum or alloys thereof. For example, the cover 20A can be stamped from a flat sheet of metal in a shape for enclosing the die 12. In addition, the cover 20A can be anodized to create different colors, and can be embossed with identifying indicia, such as logos. In addition to enclosing and protecting the die 12, the metal cover 20A also functions as a heat sink to dissipate heat generated by the die 12 and surrounding substrate 10. As with the previous embodiment, the cover 20A includes a top portion 22A, opposed end walls 23A, opposed side walls 24A and a continuous peripheral rim 26A.

Referring again to FIG. 2, the package 10 also includes a seal 28. The seal 28 secures the cover 20 to the substrate 14, and forms an air-tight, hermetic seal for the space encompassed by the cover 20. The seal 28 protects and seals the die from contaminants such as particles and gases. Preferably the seal 28 comprises a curable elastomer, such as a silicone adhesive, or a room temperature vulcanizing material. One suitable adhesive is "ZYMET" silicone elastomer manufactured by Zymet, Inc., East Hanover, N.J. An advantage of the seal 28 being formed of an elastomeric material is that the compressibility of the material helps to absorb thermal stresses due to differences in thermal expansion between the cover 20 and substrate 14.

The seal 28 can also comprise a relatively incompressible material such as a thermosetting resin or an instant curing elastomer. Representative instant curing adhesives include cyanoacrylate adhesives and anaerobic acrylic adhesives. Cyanoacrylate adhesives are commercially available from Loctite Corporation, Rocky Hill, Conn. under the trademarks "410" or "416".

The seal 28 can be applied to the rim 26 of the cover 20 as a continuous bead of a viscous material. The viscous material can be applied using a suitable dispensing apparatus such as a needle or nozzle. Following dispensing, the viscous material can be he cured such as by heating, or adding a catalyst to initiate polymerization of the viscous material. As thus assembled, the cover 20 can be readily removed from substrate 14 by cutting the seal 28 should repair or replacement of the die 12 become necessary. Once such repair or replacement is accomplished, the cover 20 can then be reattached to substrate 14 with a similarly formed seal.

The seal 28 can also be formed in a staged process wherein the cover 20 can be initially tacked to the substrate 14 with a minimal quantity of adhesive. For example, dots of adhesive can be applied at the corners of the cover 20. The die 12 can then be tested with the cover 20 in a tacked configuration. Should the die 12 be defective, the tacked cover 20 can be easily removed for replacing the die 12. Once the die 12 is confirmed to be a good die, the remainder of the seal 28 can be formed by applying a continuous bead of adhesive between the cover 20 and substrate 14.

Referring to FIG. 7, an alternate embodiment package 10B in the form of a multi chip module, is illustrated. The package 10B includes multiple semiconductor dice 12 mounted to a substrate 14B. The substrate 14B includes a plurality of separate die mounting sites for the dice 12. The dotted lines in FIG. 7 represent the dice 12 and the die mounting sites on the substrate 14B. The dice 12 can be mounted to the substrate 14B in a chip on board configuration, or in a flip chip configuration as previously described. The substrate 14B also includes other circuit components such as conductive traces and external contacts that form a required circuit configuration for the module. In addition, the package 10B includes multiple covers 20B, each configured to protect a group of dice 12. The covers 20B can be formed substantially as previously described for molded plastic cover 20 (FIG. 3) or metal cover 20A (FIGS. 4-6) but sized to cover multiple dice. In addition, the covers 20B are attached to the substrate using a seal 28B substantially as previously described for seal 28 in FIG. 2.

The package 10B also includes a replacement die mounting site 30. The replacement die mounting site 30 is configured to electrically attach a replacement die 12C to the substrate 14B. The replacement die 12C can be used to replace any of the dice 12 that have been determined to be defective. In addition, the package 10B includes a replacement cover 20C for protecting and sealing the replacement die 12C.

Referring to FIG. 8, an alternate embodiment package 10D in the form of a SIMM module, is illustrated. The package 10D includes multiple dice 12D in the form of DRAMs mounted to a substrate 14D, substantially as previously described. The substrate 14D includes an edge connector 32 with input/output ports for the package 10D. The package 10D also includes a single cover 20D that protects the dice 12D mounted to the substrate 14D. The cover 20D can be formed substantially as previously described for molded plastic cover 20 (FIG. 3), or metal cover 20A (FIGS. 4-6), but sized to cover all of the dice 12D on the substrate 14D. In addition, the cover 20D can be attached to the substrate 14D using a seal 28D substantially as previously described for seal 28 in FIG. 2.

In addition to protecting the dice 12D, the cover 20D also increases the structural integrity of the substrate 14D thereby inhibiting seal failure in the seal 28D. Further, a single cover requires less handling during assembly than multiple covers.

Referring to FIGS. 9-12 steps in the construction of an alternate embodiment package 10E are illustrated. The package 10E includes a substrate 14A. Initially the dice 12E can be mounted to the substrate 14E in a chip on board, or a flip chip configuration as previously described. In addition, a ridge 34 can be formed on the substrate 14A. The ridge 34 has a peripheral outline corresponding to that of a cover 20E (FIG. 12) for the package 10E.

The ridge 34 can comprise a polymer material applied to the substrate 14A and then cured. Suitable materials include silicone and room temperature vulcanizing (RTV) elastomers. The ridge 34 can also be formed integrally with the substrate 14A using an etching, molding or machining process. For example, with the substrate 14A formed of laminated ceramic, the ridge 34 can comprise an integral feature of the substrate 14A. With the substrate 14A formed of molded plastic or FR-4, the ridge 34 can be molded on the substrate 14A. The ridge 34 can also comprise a separate member such as a stamped or molded piece that is fabricated separately and then attached to the substrate 14A with an adhesive substantially as previously described for forming seal 28.

Still further, the ridge 34 can comprise a thick film resist deposited on the substrate 14A to a desired thickness, photopatterned to define the ridge, and then developed to form the ridge. A suitable negative tone resist formulation is sold by Shell Chemical under the trademark "EPON RESIN SU-8". Such a resist can be deposited to a thickness of from about 5-50 mils. In addition, the resist can be developed with high aspect ratio features to form the ridge 34 with almost vertical sidewalls. A conventional resist coating apparatus, such as a spin coater, or a meniscus coater, can be used to blanket deposit the resist onto the substrate 14A. The deposited resist can then be "prebaked" at about 95 C. for about 15 minutes and exposed in a desired pattern using a conventional UV aligner with a dose of about 165 mJ/cm2. Developing can be accomplished with a solution of PGMEA (propyleneglycol-monomethylether-acetate). This can be followed by a "full cure" comprising a hard bake at about 200 C. for about 30 minutes.

As shown in FIG. 10, a height of the ridge 34 can be greater than a height of the mounted dice 12 and associated bond wires 18E. With this height, a continuous sealed enclosure can be formed around the perimeter of the dice 12 when the cover 20E (FIG. 12) is attached to the ridge 34. As shown in FIGS. 11 and 12, the cover 20E can be attached to the ridge 34 with a seal 28E formed therebetween substantially as previously described.

The seal 28E can also be formed between the cover 20E and the ridge 34 using a two step process. With the dice 12E mounted to the substrate 14E, the cover 20E can be tacked to the ridge 34 without forming a seal by means of dots of adhesive formed at intervals along the ridge 34 such as at the corners 36 thereof. Once the adhesive dots cure, the dice 12E on the substrate 14E can be subjected to testing, such as functionality and burn-in testing. For example test signals can be applied through edge connector 32E (FIG. 11) on the substrate 14E to the integrated circuits on the dice 12E. If the dice 12E are determined to be properly functional, then a bead of adhesive can be applied to the juncture of the cover 20E and ridge 34 and allowed to cure to form the continuous seal 28E therebetween. If a defective die is located, the cover 20E can easily be removed from ridge 34, such as by slitting the adhesive dots thereby permitting access to the dice 12E for repair, or replacement.

When the cover 20E is secured to the ridge 34, a differential pressure may exist between the trapped gases in the area bounded by the cover 20E and the ridge 34, and the ambient atmosphere. This pressure differential can result in bubbles or holes being formed in the seal 28E. To ensure the integrity of the seal 28E, the substrate 32E can be formed or provided with vent holes 38. The vent holes 38 can provide an exit for trapped gases or alternately provide an entrance for ambient gases during the seal formation process. Once the seal 28E has been formed, the vent holes 38 can be sealed by filling the vent holes 38 with a seal material, such as a polymer, an epoxy or a metal. For example, the vent holes 38 can be sealed with a curable material such as those previously described for forming the seal 28E. The vent holes 38 can also be sealed with a metal such as solder, using a reflow process. The vent sealing process forms sealed vent holes 38A (FIG. 12).

Thus the invention provides an improved semiconductor package and a method for fabricating the package. Although preferred materials have been described, it is to be understood that other materials may also be utilized. Furthermore, although the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4169642 *Sep 15, 1977Oct 2, 1979E. I. Du Pont De Nemours And CompanyIntegrated circuit connector
US4873615 *Sep 23, 1987Oct 10, 1989Amp IncorporatedSemiconductor chip carrier system
US5015191 *Mar 5, 1990May 14, 1991Amp IncorporatedFlat IC chip connector
US5223741 *Sep 1, 1989Jun 29, 1993Tactical Fabs, Inc.Package for an integrated circuit structure
US5369552 *Jul 14, 1992Nov 29, 1994Ncr CorporationMulti-chip module with multiple compartments
US5447886 *Feb 4, 1994Sep 5, 1995Sharp Kabushiki KaishaMethod for mounting semiconductor chip on circuit board
US5455456 *Sep 15, 1993Oct 3, 1995Lsi Logic CorporationIntegrated circuit package lid
US5477008 *Mar 19, 1993Dec 19, 1995Olin CorporationPolymer plug for electronic packages
US5477009 *Mar 21, 1994Dec 19, 1995Motorola, Inc.Resealable multichip module and method therefore
US5612576 *Oct 13, 1992Mar 18, 1997MotorolaSelf-opening vent hole in an overmolded semiconductor device
US5656549 *Aug 19, 1996Aug 12, 1997Motorola, Inc.Method of packaging a semiconductor device
US5661339 *Jul 11, 1994Aug 26, 1997Clayton; James E.Thin multichip module
US5686698 *Jun 30, 1994Nov 11, 1997Motorola, Inc.Package for electrical components having a molded structure with a port extending into the molded structure
US5706579 *Apr 9, 1996Jan 13, 1998Rjr Polymers, Inc.Method of assembling integrated circuit package
US5710071 *Dec 4, 1995Jan 20, 1998Motorola, Inc.Process for underfilling a flip-chip semiconductor device
US5723369 *Mar 14, 1996Mar 3, 1998Lsi Logic CorporationMethod of flip chip assembly
US5866943 *Jun 23, 1997Feb 2, 1999Lsi Logic CorporationSystem and method for forming a grid array device package employing electomagnetic shielding
US5880403 *Jan 24, 1997Mar 9, 1999Space Electronics, Inc.Using combination of high z, low z materials
US5893726 *Dec 15, 1997Apr 13, 1999Micron Technology, Inc.Semiconductor package with pre-fabricated cover and method of fabrication
US5901050 *Aug 21, 1997May 4, 1999Ngk Spark Plug Co., Ltd.Wired base plate and package for electronic parts
US5943558 *Sep 23, 1996Aug 24, 1999Communications Technology, Inc.Method of making an assembly package having an air tight cavity and a product made by the method
US6007317 *Mar 4, 1998Dec 28, 1999Micron Technology, Inc.Ball grid array (BGA) encapsulation mold
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6239497 *Jul 23, 1998May 29, 2001Nec CorporationSubstrate for packing semiconductor device and method for packing a semiconductor device in the substrate
US6251703 *Dec 13, 1999Jun 26, 2001Ela Medical S.A.CMS coated microelectronic component and its method of manufacture
US6265770 *Mar 24, 1999Jul 24, 2001Seiko Epson CorporationMounting structure of semiconductor chip, liquid crystal device, and electronic equipment
US6281044Jul 16, 1999Aug 28, 2001Micron Technology, Inc.Method and system for fabricating semiconductor components
US6324069Dec 13, 1999Nov 27, 2001Hestia Technologies, Inc.Chip package with molded underfill
US6445062 *Feb 17, 2000Sep 3, 2002Nec CorporationSemiconductor device having a flip chip cavity with lower stress and method for forming same
US6448637 *Nov 28, 2001Sep 10, 2002Intersil Americas Inc.Hermetically sealed integrated circuit package incorporating pressure relief valve for equalizing interior and exterior pressures when placed in spaceborne environment
US6495083 *May 17, 1999Dec 17, 2002Hestia Technologies, Inc.Method of underfilling an integrated circuit chip
US6520821 *May 12, 1999Feb 18, 2003Nec CorporationDevice package and device encapsulation method
US6560122Sep 28, 2001May 6, 2003Hestia Technologies, Inc.Chip package with molded underfill
US6570259 *Mar 22, 2001May 27, 2003International Business Machines CorporationApparatus to reduce thermal fatigue stress on flip chip solder connections
US6590269 *Apr 1, 2002Jul 8, 2003Kingpak Technology Inc.Package structure for a photosensitive chip
US6602740 *Nov 22, 2000Aug 5, 2003Tessera, Inc.Encapsulation of microelectronic assemblies
US6626222Nov 22, 2000Sep 30, 2003Micron Technology, Inc.System for fabricating semiconductor components
US6667557 *Apr 9, 2003Dec 23, 2003International Business Machines CorporationAdhesively attaching collar to support substrate and electric device
US6713857 *Dec 5, 2002Mar 30, 2004Ultra Tera CorporationLow profile stacked multi-chip semiconductor package with chip carrier having opening and fabrication method of the semiconductor package
US6798053 *Jan 3, 2002Sep 28, 2004Wen-Wen ChiuIC chip package
US6825569Mar 1, 1999Nov 30, 2004Micron Technology, Inc.BGA package having substrate with patterned solder mask defining open die attach area
US6952046Jun 13, 2003Oct 4, 2005Foster-Miller, Inc.Electronic and optoelectronic component packaging technique
US6967400Jan 27, 2004Nov 22, 2005Wen-Wen ChiuIC chip package
US6977187Jun 13, 2003Dec 20, 2005Foster-Miller, Inc.Chip package sealing method
US7134196Mar 30, 2004Nov 14, 2006Tdk CorporationElectronic device and manufacturing same
US7220040 *Nov 12, 2004May 22, 2007Harris CorporationLED light engine for backlighting a liquid crystal display
US7247509 *Aug 27, 2004Jul 24, 2007Matsushita Electric Industrial Co., Ltd.Method for manufacturing solid-state imaging devices
US7273765 *Sep 30, 2003Sep 25, 2007Matsushita Electric Industrial Co., Ltd.Solid-state imaging device and method for producing the same
US7382046 *Mar 16, 2004Jun 3, 2008Fujitsu LimitedSemiconductor device protection cover, and semiconductor device unit including the cover
US7429814 *Oct 24, 2002Sep 30, 2008Seiko Epson CorporationApparatus and methods for manufacturing a piezoelectric resonator device
US7476566Apr 8, 2005Jan 13, 2009Foster-Miller, Inc.Electronic and optoelectronic component packaging technique
US7547571 *Apr 7, 2008Jun 16, 2009Sigurd Microelectronics Corp.Packaging method of a light-sensing semiconductor device and packaging structure thereof
US7576426Apr 1, 2005Aug 18, 2009Skyworks Solutions, Inc.Wafer level package including a device wafer integrated with a passive component
US7629201Sep 7, 2007Dec 8, 2009Skyworks Solutions, Inc.Method for fabricating a wafer level package with device wafer and passive component integration
US7635606 *May 5, 2007Dec 22, 2009Skyworks Solutions, Inc.Wafer level package with cavities for active devices
US7651881 *Mar 24, 2004Jan 26, 2010Fujifilm CorporationSolid-state imaging device and method for manufacturing the same
US7807481Apr 24, 2008Oct 5, 2010Fujitsu Semiconductor LimitedMethod of semiconductor device protection, package of semiconductor device
US7972901Apr 14, 2005Jul 5, 2011Foster-Miller, Inc.Chip package sealing method
US8164181Aug 31, 2010Apr 24, 2012Fujitsu Semiconductor LimitedSemiconductor device packaging structure
US8268670Sep 22, 2011Sep 18, 2012Fujitsu Semiconductor LimitedMethod of semiconductor device protection
US8324728Jun 25, 2008Dec 4, 2012Skyworks Solutions, Inc.Wafer level packaging using flip chip mounting
US20110115036 *Apr 27, 2010May 19, 2011Electronics And Telecommunications Research InstituteDevice packages and methods of fabricating the same
CN101499424BJan 31, 2008Sep 22, 2010菱生精密工业股份有限公司Encapsulation employing optical hardening glue
WO2004001800A2Jun 19, 2003Dec 31, 2003Foster Miller IncChip package sealing method
WO2004001843A1Jun 19, 2003Dec 31, 2003Foster Miller IncAn electronic and optoelectronic component packaging technique
WO2006055165A2 *Oct 20, 2005May 26, 2006Harris CorpLed light engine for backlighting a liquid crystal display
Classifications
U.S. Classification257/710, 257/723, 257/787, 257/698, 257/704, 257/E23.181, 257/E23.193
International ClassificationH01L23/04, H01L23/10
Cooperative ClassificationH01L2224/16, H01L2924/15311, H01L23/04, H01L2924/15151, H01L2924/16152, H01L2224/48091, H01L2924/15174, H01L23/10, H01L2924/16195, H01L2924/01087, H01L24/48
European ClassificationH01L23/04, H01L23/10
Legal Events
DateCodeEventDescription
Sep 19, 2011FPAYFee payment
Year of fee payment: 12
Sep 20, 2007FPAYFee payment
Year of fee payment: 8
Oct 7, 2003FPAYFee payment
Year of fee payment: 4