|Publication number||US6150855 A|
|Application number||US 09/192,440|
|Publication date||Nov 21, 2000|
|Filing date||Nov 16, 1998|
|Priority date||Feb 6, 1990|
|Publication number||09192440, 192440, US 6150855 A, US 6150855A, US-A-6150855, US6150855 A, US6150855A|
|Original Assignee||Bull, S.A.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (26), Non-Patent Citations (8), Referenced by (35), Classifications (18), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation-in-part of application Ser. No. 08/921,334, filed Aug. 29, 1997, now U.S. Pat. No. 5,838,178, issued Nov. 17, 1998, which is a continuation of application Ser. No. 08/312,981, filed Oct. 3, 1994, now U.S. Pat. No. 5,548,235, which is a continuation application under 37 CFR § 1.62 of application Ser. No. 08/046,179, filed Apr. 14, 1993, now abandoned which is a continuation of application Ser. No. 07/762,018, filed Sep. 18, 1991, now U.S. Pat. No. 5,260,608, issued Nov. 9, 1993.
This application is related to the following co-pending applications of applicant:
"Method and System for digital Transmission of Serial Data", U.S. Ser. No. 07/727,430 filed Jul. 9, 1991, corresponding to French 90.08811 filed Jul. 11, 1990.
"Apparatus for Serialization and Deserialization of Data and Resultant System for Digital Transmission of Serial Data", U.S. Ser. No. 07/727,429 filed Jul. 9, 1991, corresponding to French 90.08812 filed Jul. 11, 1990.
"Data Sampling Apparatus and Resultant Digital Transmission System", U.S. Ser. No. 07/727,843, filed Jul. 9, 1991, corresponding to French 90.08813 filed Jul. 11, 1990.
The subject matter of the aforenoted U.S. applications is hereby incorporated herein by reference.
1. Technical Field of the Invention
The invention relates to a phase-locked loop and to a resulting frequency multiplier.
2. Description of Related Art
The conventional phase-locked loop is currently known by the acronym PLL. A PLL includes the following: a phase comparator for receiving an input signal and a negative feedback signal; a filter connected to receive the output signal of the phase comparator; and a voltage controlled oscillator (VCO), which receives the output signal of the filter, furnishes the output signals of the PLL, and commands a negative feedback loop to produce the negative feedback signal to be applied to the phase comparator. The filter has a relatively low cutoff frequency relative to the frequency of the oscillator. The oscillator is generally one that generates free oscillations at a frequency controlled analogously for variation within a predetermined band of frequencies. With this PLL, a multiplier that multiplies the frequency by N is formed by inserting a divisor that divides the frequency by N into the negative feedback loop.
The use of a PLL has several major disadvantages. The first disadvantage is the relatively long time to obtain stable phase locking at the desired operating frequency of the PLL. This disadvantage arises at the moment the PLL is started up, or upon a change of the desired operating frequency of the PLL. The length of time to establish a stable PLL function is due to the presence of the negative feedback loop and depends on the electrical characteristics of the PLL. The most important characteristic is the value of the cutoff frequency of the filter with respect to the desired operating frequency of the PLL. The lower the cutoff frequency, the longer the establishment time. However, the lower the cutoff frequency of the filter, the better the phase-locking effectiveness. Consequently, a relatively major delay for establishment of correct operation of a PLL has to be allowed. Ordinarily this delay is on the order of several milliseconds and accordingly corresponds to the passage of numerous data that the PLL cannot process.
A second disadvantage of the use of a PLL is its sensitivity to induced electrical noise in the analog command signal of the VCO, which results in temporary instability (jitter) in the output frequency of the PLL.
A third disadvantage is that the operating frequency band of a PLL is relatively narrow, for two reasons. First, the two input signals of the phase comparator do not have the same phase or the same frequency. Making a comparator with a wide frequency bandwidth and bandwidth phase range band proves to be quite difficult and very bulky in an integrated circuit. Secondly, it has been seen that the analog command of the oscillator is very sensitive to electrical noise. Consequently, the noise occurring within a wide frequency band would cause very much major variations in frequency in the output signal and would compromise the operating stability of the PLL.
The analog phase command of the oscillator of a PLL also causes a fourth disadvantage emphasized in the following example. Currently, activating a transmission link in an integrated circuit causes relatively high heat dissipation, on the order of 0.5 W, for example. Consequently, if a large number of links (32, for example) is to be integrated, it is possible only to activate a small number (4 or 8) at a time. One method consists of making the other links dormant, and putting them to sleep and awakening them selectively to activate them. Since awakening them must be done in a very brief time, all the adjustments appropriate for each link must be put digitally into memory. An analog phase command of a PLL thus prevents rapid wakeup of the liasons. This disadvantage increases with the aforementioned first disadvantage.
The present invention overcomes all these disadvantages by providing a phase-locked circuit and a frequency multiplier having a short period for establishment of the correct PPL function, which are insensitive to electrical noise and applicable to a wide band of operating frequencies and are provided with digital control.
The invention provides a phase-locked loop, including a phase comparator receiving an input signal and a negative feedback signal, characterized in that the negative feedback signal is produced by a circuit for variable-phase delay of the input signal, the delay of which is commanded by the output signal of the phase comparator.
The result is a frequency multiplier according to the invention, including a phase-comparator adapted to receive an input signal and a negative feedback signal, characterized in that the negative feedback signal is produced by a delay circuit producing successive delays in the phase of the input signal, which delays are commanded by an output signal of the phase comparator, and that the output signal of an multiplier is furnished by a logical adder of the delayed signals.
The characteristics and advantages of the invention will become clearly apparent from the ensuing description given by way of example, taken in conjunction with the accompanying drawings.
In the drawings:
FIG. 1 schematically shows a phase-locked loop according to the invention;
FIG. 2 shows various wave forms of sampled signals of the phase-locked loop shown in FIG. 1 in order to illustrate its function;
FIG. 3 schematically shows a frequency multiplier according to the invention resulting from the employment of the phase-locked loop shown in FIG. 1;
FIG. 4 shows various wave forms of sampled signals of the frequency multiplier shown in FIG. 3, to illustrate its function;
FIG. 5 schematically shows a variant embodiment of a frequency multiplier according to the invention;
FIG. 6 shows wave forms of sampled signals of the frequency multiplier shown in FIG. 5, to illustrate its function; and
FIGS. 7a, b show a frequency multiplier according to the invention which allow any factor of multiplication.
FIG. 8 show an expansion of the frequency multiplier 1000 shown in FIG. 7b.
FIG. 1 illustrates one preferred embodiment of a phase-locked loop 10 according to the invention. The circuit 10 includes the following: an input terminal 10a, a phase comparator 11, having a first input terminal 11a connected to the input terminal 10a of the circuit 10, a second input terminal lib and two output terminals 11c, 11d; an up-down counter 12 having two input terminals 12a, 12b connected respectively to the output terminals 11c, 11d of the phase comparator 11 and one output terminal 12c; a phase delay circuit 13 composed of eight delay elements 130-137 connected in series between the two input terminals 11a and 11b of the phase comparator 11, and each provided with one command terminal connected to the output terminal 12c of the up-down counter 12; and one output 10b formed by the respective output terminals of the delay elements 130-137.
The phase comparator 11 is composed of two master-slave flip-flops 14 and 15 that are sensitive to the leading edges. The flip-flop 14 has its data input connected to the input terminal 11a, its clock input connected to the input terminal 11b, and its output connected to the output terminal 11d. Similarly, the flip-flop 15 has its data input connected to the input terminal 11b, its clock input connected to the input terminal 11a, and its output connected to the output terminal 11c.
The input terminal 10a of the circuit 10 receives an input signal CL of given frequency, corresponding to a period T and ordinarily constituting a clock signal. FIG. 2 shows an example of the wave form of the input signal CL with respect to the time axis t. In FIG. 2, it is assumed that the input signal CL is applied at time t=0 to the input terminal 10a. FIG. 2 shows the wave forms of the output signals CL0, CL1, CL2, CL3, . . . , CL6 and CL7 of the respective delay elements 130, 131, 132, 133, . . . , 136 and 137 of the phase delay circuit 13. The signals CL0-CL7 are applied to the output terminal 10b of the circuit 10. The negative feedback terminal 11b of the phase comparator 11 receives the negative feedback signal FB constituted by the output signal CL7 of the delay circuit 13. The comparator 11 then compares the phase of the output signal CL7 with that of the input signal CL. The two output terminals 11c and lid of the phase comparator 11 furnish an incrementation signal INC and a decrementation signal DEC, respectively. In response, the up-down counter 12 furnishes the command signal CTL applied to the delay elements 130-137. Each delay element, in a conventional manner, is composed of a predetermined number of elementary delay cells. The command signal CTL represents a digital value, which is applied to each delay element to cause it to vary the duration of the delay. The range of variation possible in the duration of the delay of a delay element in the course of a period T of the clock signal CL corresponds to a predetermined fraction 1/P of the maximum extent in the variation of the duration of a delay element. In other words, a given integral number P of periods T is needed to pass from one to the other of the extreme values of the maximum extent of variation of the delay of one element.
In operation, the input signal CL is delayed successively by the eight delay elements 130-137. The eight successive delays produced by the elements 130-137 are equal and in principle divide the period T of the input signal CL. If this is done precisely in practice, then the signals CL and FB (CL7) entering the phase comparator 11 and applied to the master-slave flip-flops 14 and 15 have the same phase and the same frequency. The signals DEC and INC furnished by the flip-flops 14 and 15 accordingly have the same logical value. The up-down counter 12 is then not activated and leaves the command signal CTL unchanged. All the output signals CL0-CL7 are correctly out of phase with respect to one another and with respect to the input signal CL, by the same value T/8. In practice, a margin of tolerance m of the phase displacement between the input signal CL and the negative feedback signal FB=CL7 is determined. A phase displacement within the margin m leaves the signals INC and DEC unchanged and is accordingly not likened to a phase displacement requiring correction. The margin m may be determined by the establishment times of the flip-flops 14 and 15 and/or by the relative delays between the data input and clock input signals of each flip-flop, for example. The width of the margin m determines the precision of the phase comparison performed by the comparator 11. Typically, it is on the order of 50 ps for a period T=5 ns of the input signal CL.
If the negative feedback signal FB leads the input signal CL in phase, then the decrementation signal DEC has the logical value of 0, and the incrementation signal has the value 1. The up-down counter 12 is then incremented so that the command signal CTL consequently and in an equal manner increases the durations of the delays produced by the elements 130-137. On the other hand, if the negative feedback signal FB lags behind the input signal CL, then the incrementation signal INC has the value 0 and the decrementation signal DEC has the value 1. The up-down counter 12 is decremented so that the command signal CTL will shorten the durations of the delays produced by the elements 130-137 equally. Consequently, any phase displacement beyond the margin of tolerance m is corrected for all the delay elements 130-137, in order to re-establish the desired phase displacements.
The digital phase command used in the phase-locked loop 10 according to the invention offers one major advantage. If the input signal CL is interrupted, the negative feedback signal FB is interrupted as well, on principle. The flip-flops 14 and 15 of the phase comparator 11 accordingly no longer receive any signal at their clock input and thus each of them maintains the last transmission state. Similarly, the up-down counter 12 maintains its state, and consequently the state of the delay elements 130-137. In other words, the circuit 10 according to the invention maintains the last state of the transmission. It follows that the reappearance of the first edge of the input signal CL will immediately produce the correct output signals CL0-CL7, if the frequency of the input signal CL has not changed. Otherwise, the delays are adjusted by the up-down counter 12 upon the second cycle of the input signal CL, in order to produce the desired output signals CL0-CL7. In conclusion, the duration for establishment of correct operation of a phase-locked loop according to the invention may be 0, or at worst equal to the aforementioned number P of periods T of the input signal for passing between the two extreme values of the extent of variation of the duration of each delay element. Consequently, the startup of the circuit according to the invention, or the wakeup of a transmission line, transpires in a very brief time.
A second major advantage is the wide band of operating frequencies of the phase-locked loop according to the invention. The width of the band depends essentially on the range of variable delays of each delay element 130 to 137, as will become apparent hereinafter with reference to the frequency multiplier according to the invention.
Another great advantage is that the input signal CL and the negative feedback signal FB which are compared by the phase comparator 11 have the same frequency in principle. The structure of the comparator 11 may be quite simple, like that shown. Furthermore, the comparator can accommodate a wide band of operating frequencies. In summary, the invention solves all the aforementioned problems that the use of a conventional PLL presents. Another advantage offered by a circuit 10 according to the invention resides in its adaptation to the various forms of the input signal. In the example shown, the cyclic ratio of the input signal can be arbitrary.
Numerous variants in embodiment may be made in the circuit 10 described and shown. In particular, it is clear that the delay circuit 13 may have any number N of delay elements. At the outside, the delay circuit 13 may be made of a single variable delay element. In that case, the circuit 10 could for example serve as a device for phase-shifting by one period T of an input signal CL that can vary within a very wide band of frequencies. Also, the delay elements 130 to 137 may have some other structure than that described above. For example, delay elements corresponding to the transit time of a logic gate are known. The transit time is commanded by the current intensity passing through the gate, or by the value of the charge applied to the gate. In that case, the up-down counter 12 would have to be replaced with a command device suitable for the operation of such delay elements. The general principle of the invention is accordingly that the delay circuit 13 is commanded by the output signal of the phase comparator 11. The advantage of the up-down counter 12 and the delay elements 130-137 described resides in particular in their structural and functional simplicity, their reliability, and their adaptation to the phase comparator described. The advantages of this comparator have been seen. It is understood that other structures are possible and may be better adapted to those of the command device 12 for the delay circuit 13.
FIG. 3 shows a frequency multiplier 20 according to the invention, employing the phase-locked loop 10 shown in FIG. 1. The multiplier 20 simply includes the circuit 10, the input terminal 10a of which constitutes the input terminal 20a of the multiplier 20, and the output 10b of which is connected to the input of a logical adder 16.
The output of the adder 16 constitutes the output terminal 20b of the frequency multiplier 20. FIGS. 3 and 4 show a variant use according to the invention of the phase-locked loop 10. In this variant, the phase comparator 11 incorporates two master-slave flip-flops 14', 15', which trip at the trailing edge of the input signal CL. The flip-flops 14' and 15' are disposed in the same way as the flip-flops 14 and 15 that trip at the leading edges of the input signal CL. With this variant, the phase comparison is done every half-period T/2 of the input signal CL. Consequently, the output signals CL0-CL7 are successively offset with respect to each edge of the square input signal CL by a duration T/16 produced by each delay element 130-137.
The adder 16 is made in a conventional manner of a tree circuit of seven EXCLUSIVE OR gates 160-166 each with two inputs. The four gates 160-163 receive the output signals CL0 and CL4, CL1 and CL5, CL2 and CL6 and CL3 and CL7, respectively. The gates 160-163 furnish the output signals 2CL0-2CL3, respectively, shown in FIG. 4. The signals 2CL0-2CL3 are square and have a frequency twice that of the input signal CL. The gates 164 and 165 respectively receive the output signals of the gates 160, 162 and 161, 163, and they furnish the signals 4CLO and 4CL1 shown in FIG. 4. The signals 4CL0 and 4CL1 are square, having a frequency four times that of the input signal CL. Their application to the last gate 166 furnishes the output signal 8CL0 at the output terminal 20b of the multiplier 20. As shown in FIG. 4, the signal 8CL0 is square and has a frequency eight times that of the input signal CL.
In practice, embodying the logical adder 16 in the form of integrated circuits dictates assigning equal propagation times between the outputs of the delay elements 130 to 137 and the output 20b of the adder. This constraint assures the quality of the multiple frequency. On the other hand, using the adder 16 as shown requires phase displacements of T/16 between the signals CL and CL0-CL7. In the multiplier 20 receiving a square input signal, these phase displacements are produced simply by eight delay elements, adjusted each half period T/2, after phase comparison in the comparator 11.
The frequency multiplier 20 benefits from all the advantages of the phase-locked loop 10 and those of the logical adder. Those that can be mentioned in particular are simplicity, reliability, and adaptation to a wide band of operating frequencies. For example, with an input signal CL of period T varying between 5 ns and 10 ns and with a delay circuit 13 having 10 delay elements each capable of producing a delay varying from 250 to 500 ps, it is possible to obtain a frequency within a range from 1 to 2 GHz at the output of a frequency multiplier according to the invention.
Besides the variant embodiments mentioned in conjunction with the phase-locked loop 10, all the well-known variant embodiments of the logical adder 16 are also possible. It is equally clear that the multiplication factor depends on the number N of delay elements in the delay circuit 13, on the operation of the phase-locked loop 10, and on the structure of the logical adder 16. For example, the two flip-flops 14' and 15' could be dispensed with in the phase comparator 11, and the phase comparison could be done upon each period T after two passages in the elements 130 to 137. If the input signal CL is not square, it would be possible for example to dispose 16 delay elements in the circuit 10 of FIG. 1, or to add an interface between the circuit 10 and the logical adder 16 in the frequency multiplier 20.
FIG. 5 schematically shows a variant embodiment of the frequency multiplier 20 in the form of a multiplexed multiplier 20'. All the components have the same structure as that described above with respect to FIG. 3. In other words, the phase-locked loop 10 furnishes all the output signals of the eight delay elements 130-137 to the logical adder 16. The only difference in this variant embodiment from that shown in FIG. 3 is in the addition of a selection device, such as a multiplexer 17, and in the adaptation to the multiplexer of the links between the delay elements 130-137. The multiplexer 17 furnishes the negative feedback signal FB to the negative feedback input of the phase comparator 11. The inputs of the multiplexer 17 are shown schematically as switches connecting the delay elements to one another and associated with the line that furnishes the negative feedback signal FB. The advantage of the multiplexer 17 is that the multiplication factor of the multiplexed frequency multiplier 20 can be varied. In the example selected and shown in FIGS. 5 and 6, the multiplexer 17 maintains the linkage of the first six delay elements 130-135 in order to sample the negative feedback signal FB at the output of the element 135 (FB=CL5). The delay elements 136 and 137 are kept separate by the multiplexer 17 but their respective outputs remain connected to the adder 16 and furnish it with a fixed, predetermined logical value. FIG. 6 shows the wave forms of the signals sampled under these conditions of the multiplexed frequency multiplier 20'. The signals CL0-CL7 are successively delayed by the duration T/16 with respect to the input signal CL. The gates 160 to 163 furnish intermediate signals XCL0-XCL3 to the gates 164 and 165. With respect to the frequency of the input signal CL, that of the output signals 3CL0 and 3CL1 of the gates 164 and 165 is triple, and that of the signal 6CL0 of the terminal 20c is six times as high.
For any integer frequency multiplier, according to the invention, the above-described embodiments are generally described as a frequency multiplier system comprising equally phase-shifted input signals of an identical frequency and a tree of gates each of the Exclusive-OR type and each having two inputs and one output, the tree having at least three levels of gates including an input level of gates for receiving the phase-shifted input signals on respective inputs thereof, an intermediate level of gates for receiving first output signals of the input level of gates on respective inputs thereof, which first output signals are a frequency multiple of the identical frequency of the phase-shifted input signals, and providing second output signals which are a frequency multiple of the phase-shifted input signals, and an output level of one gate receiving through at least one another intermediate level the second output signals of the intermediate level of gates and providing a third output signal which constitutes the output of the frequency multiplier system and which is a frequency multiple of the identical frequency of the phase-shifted input signals, at least one of the outputs of the gates of the input level of gates being connected to the inputs of one of the gates in the intermediate level, and each of the phase-shifted input signals to the input level of gates flowing through an equal number of the gates at each level to provide the output signal of the frequency multiplier.
FIGS. 7a,b show a simplified representation of a frequency multiplier 1000 generally having "input", "intermediate" and "output" levels of gates which allow any factor of multiplication, according to the invention. FIG. 7a is a six gate representation showing the generalized and simplified representation of a multiplier which incorporates the principles of multipliers 10, 20 and 20', at least one of the gates of the intermediate level of gates, for example gate 1064, is connected to receive at least one of the outputs of the input level of gates, for example gate 1062, while FIG. 7b is a logical extension of the representation shown in FIG. 7a, showing m gates. In the embodiment shown in FIG. 7a, each input signal issued from the delay line 1300 flows through three gates, and at least one input of the two inputs of each gate in the intermediate level 1016 is connected to a respective output of the input level. In the embodiment shown in FIG. 7b, the delay elements 130-137 of multiplier 20' shown in FIG. 5 are generalized in number and represented as delay line 1300 in FIGS. 7a,b. The input terminal 1010a is an input terminal at the input level of the multiplier 1000, and the output 1021 is connected to the input of a logical adder 1016. The adder 1016 is characterized by three levels, with the first level labeled as an "input level" having three gates 1060-1062 in FIG. 7a and 1060 . . . 1062m gates in FIG. 7b. The second level of the adder 1016 is labeled as an "intermediate level" having two gates 1063-1064. As shown in FIG. 7a and an appropriate number of gates required by m input level gates as shown in FIG. 7b. As shown in FIG. 7a, gate 1063 has its two inputs connected to the output of gates 1060, 1061, while gate 1064 has one input connected to the output of gate 1062 and another input connected to "0" or ground, such that at least one of the gates of the intermediate level of gates is connected to receive at least one of the outputs of the input level of gates. The third level of the adder 1016 is labeled as an "output level" having one gate 1065, as shown in FIG. 7a and a corresponding un-numbered gate in FIG. 7b. The output of the adder 1016 constitutes the output terminal 1020b of the frequency multiplier 1000. One skilled in the art can obtain other variant embodiments of a selection device to obtain a desired multiplication factor of a frequency multiplier according to the invention.
FIG. 8 shows an expansion of the frequency multiplier 1000 shown in FIG. 7b in the form of frequency multiplier 2000, which includes a second intermediate level of gates and connections. Delay line 1300, input 1010a, output 1020b and all gates and connections 1060 through 1064 pertaining to frequency multiplier 1000 shown in FIG. 7b correspond to respective elements of frequency multiplier 2000, shown in FIG. 8. As shown in FIG. 8, gates 2063 receives as inputs, outputs from gates 1063 and 1064m-2, and 2064 receives as inputs, outputs from gates 1064m-1 and 1064m. Gate 2065 receives as inputs, outputs from gates 2063 and 2064, and has output 2020b. As FIG. 8 includes the "three dot" reference symbol indicating an unlimited expansion of the series of gates 1062-1062m at the input level, 1063-10064m at the first intermediate level, and 2063-2064m at the second intermediate level, and 2020m at the output. Thus, FIG. 8 illustrates a system 2000 including the output level of one gate coupled to the second output signals of the first intermediate level of gates through at least one second intermediate level of gates having inputs connected to the outputs of the intermediate level preceding and adjacent to the one intermediate level. At least one of the two inputs of each of the gates of each of the at least second intermediate level of gates receives a respective one of the output signals of the preceding and adjacent level.
While the preferred forms and embodiments of the invention have been illustrated and described, it will be apparent to those of ordinary skill in the art that various changes and modifications may be made without deviating from the inventive concept and spirit of the invention as set forth above, and it is intended by the appended claims to define all such concepts which come within the full scope and true spirit of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3587043 *||Apr 29, 1969||Jun 22, 1971||Rca Corp||Character parity synchronizer|
|US3993957 *||Mar 8, 1976||Nov 23, 1976||International Business Machines Corporation||Clock converter circuit|
|US4568887 *||Feb 9, 1984||Feb 4, 1986||U.S. Philips Corporation||Apparatus for synchronizing the output frequency of a clock oscillator to a data signal|
|US4715050 *||Mar 9, 1987||Dec 22, 1987||Kabushiki Kaisha Toshiba||Digital phase-locked loop circuit|
|US4795985 *||Dec 23, 1987||Jan 3, 1989||Hewlett-Packard Company||Digital phase lock loop|
|US4859970 *||Nov 29, 1988||Aug 22, 1989||Kabushiki Kaisha Toshiba||Voltage controlled oscillator|
|US4873491 *||Oct 19, 1987||Oct 10, 1989||Wilkins Jeffrey K||Phase shift circuit utilizing a variable time delay line|
|US4912433 *||May 16, 1989||Mar 27, 1990||Kabushiki Kaisha Toshiba||VCO controlled by separate phase locked loop|
|US4922141 *||Jun 3, 1988||May 1, 1990||Western Digital Corporation||Phase-locked loop delay line|
|US5043596 *||Aug 18, 1989||Aug 27, 1991||Hitachi, Ltd.||Clock signal supplying device having a phase compensation circuit|
|US5079519 *||Feb 14, 1991||Jan 7, 1992||Notorola, Inc.||Digital phase lock loop for a gate array|
|US5087829 *||Dec 1, 1989||Feb 11, 1992||Hitachi, Ltd.||High speed clock distribution system|
|US5548235 *||Oct 3, 1994||Aug 20, 1996||Bull, S.A.||Phase-locked loop and resulting frequency multiplier|
|US5838178 *||Aug 29, 1997||Nov 17, 1998||Bull S.A.||Phase-locked loop and resulting frequency multiplier|
|DE1221671B *||Jun 4, 1965||Jul 28, 1966||Ericsson Telefon Ab L M||Anordnung zum Empfang pulscodemodulierter Zeitteilungsmultiplex-Signale|
|EP0081750A1 *||Dec 2, 1982||Jun 22, 1983||International Business Machines Corporation||Self-clocking serial decoder|
|EP0102598A1 *||Oct 22, 1980||Mar 14, 1984||Siemens Nixdorf Informationssysteme Aktiengesellschaft||Device for phase synchronization|
|EP0168330A1 *||Jul 15, 1985||Jan 15, 1986||Michel Servel||Device for the automatic synchronisation of a local clock with a data signal, and sampling circuit for its application|
|EP0220802A2 *||Aug 11, 1986||May 6, 1987||Northern Telecom Limited||Serial-to-parallel converter for high-speed bit streams|
|EP0260632A1 *||Sep 14, 1987||Mar 23, 1988||Alcatel Cit||Device for the resynchronization of one or more binary data trains at an identical or sub-multiple rate on a synchronous reference clock signal|
|EP0274606A2 *||Nov 11, 1987||Jul 20, 1988||Siemens Aktiengesellschaft||Arrangement for creating an integrated CMOS ciruit technique delay network and a phase comparator section|
|EP0292943A2 *||May 25, 1988||Nov 30, 1988||Nec Corporation||Digital input/output circuit capable of sending and receiving data in different modes|
|EP0346896A2 *||Jun 15, 1989||Dec 20, 1989||Fujitsu Limited||A parallel-to-serial converter|
|EP0363513A1 *||Oct 13, 1988||Apr 18, 1990||Siemens Aktiengesellschaft||Method and apparatus for receiving a binary digital signal|
|GB2143407A *||Title not available|
|WO1988005236A1 *||Dec 30, 1987||Jul 14, 1988||Grumman Aerospace Corp||High speed data-clock synchronization processor|
|1||IBM Technical Disclosure Bulletin, vol. 26, No. 3A, Aug. 1983, pp. 990,991, Hernandex, Jr., "Frequency Multiplier Using Delay Circuits".|
|2||*||IBM Technical Disclosure Bulletin, vol. 26, No. 3A, Aug. 1983, pp. 990,991, Hernandex, Jr., Frequency Multiplier Using Delay Circuits .|
|3||*||Japan Citation No. 63 298514; Relevance: Fig. 1, Figs 2a and 2b.|
|4||Japan Citation No. 63-298514; Relevance: Fig. 1, Figs 2a and 2b.|
|5||*||Japanese Patent Appln No. 56 60311 filed Apr. 21, 1981; Hideyuki Ohara A skew adjusting circuit , Applicant: Fujitsu Limited.|
|6||Japanese Patent Appln No. 56-60311 filed Apr. 21, 1981; Hideyuki Ohara "A skew adjusting circuit", Applicant: Fujitsu Limited.|
|7||*||Japanese Patent Appln. No. 60 74131 filed Apr. 8, 1985, Applicant Sumitomo Electric Industries, Ltd., Akira Fukuda, A Phase Comparator .|
|8||Japanese Patent Appln. No. 60-74131 filed Apr. 8, 1985, Applicant Sumitomo Electric Industries, Ltd., Akira Fukuda, "A Phase Comparator".|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6441659 *||May 1, 2000||Aug 27, 2002||Mosaid Technologies Incorporated||Frequency-doubling delay locked loop|
|US6603337 *||Dec 28, 2001||Aug 5, 2003||Hynix Semiconductor Inc.||Duty cycle correction circuit|
|US6753709 *||Jun 28, 2002||Jun 22, 2004||Agere Systems Inc.||Digital clock rate multiplier method and apparatus|
|US6768347 *||May 12, 2002||Jul 27, 2004||John Khoury||Precise phase detector|
|US6784707 *||Jul 10, 2002||Aug 31, 2004||The Board Of Trustees Of The University Of Illinois||Delay locked loop clock generator|
|US6927639 *||Sep 30, 2003||Aug 9, 2005||Ali Corporation||Method and apparatus for generating high frequency signals by a plurality of low frequency signals with multiple phases|
|US6963234||Nov 21, 2001||Nov 8, 2005||Micronas Gmbh||Phase regulating circuit with a time-delay element|
|US6975695 *||Apr 30, 2001||Dec 13, 2005||Cypress Semiconductor Corp.||Circuit for correction of differential signal path delays in a PLL|
|US7002383 *||Sep 4, 2003||Feb 21, 2006||Broadcom Corporation||Method and apparatus for synthesizing a clock signal using a compact and low power delay locked loop (DLL)|
|US7053682 *||Oct 25, 2002||May 30, 2006||Infineon Technologies Ag||Device and method for clock generation|
|US7116141 *||Aug 26, 2002||Oct 3, 2006||Mosaid Technologies Incorporated||Frequency-doubling delay locked loop|
|US7180340||Sep 5, 2003||Feb 20, 2007||Samsung Electronics Co., Ltd.||Frequency multiplier capable of adjusting duty cycle of a clock and method used therein|
|US7414443||Dec 10, 2003||Aug 19, 2008||Telefonaktiebolaget Lm Ericsson (Publ)||Frequency multiplier|
|US7456666||Jul 28, 2006||Nov 25, 2008||Mosaid Technologies, Inc.||Frequency-doubling delay locked loop|
|US7599246||Aug 1, 2005||Oct 6, 2009||Mosaid Technologies, Inc.||Delay locked loop implementation in a synchronous dynamic random access memory|
|US7675336 *||Dec 17, 2004||Mar 9, 2010||Altera Corporation||Clock duty cycle recovery circuit|
|US7746136||Sep 25, 2008||Jun 29, 2010||Mosaid Technologies Incorporated||Frequency-doubling delay locked loop|
|US8242814 *||Sep 16, 2005||Aug 14, 2012||Nec Corporation||Clock generating circuit and clock generating method|
|US8283959||May 20, 2010||Oct 9, 2012||Mosaid Technologies Incorporated||Frequency-doubling delay locked loop|
|US8369182||Aug 26, 2009||Feb 5, 2013||Mosaid Technologies Incorporated||Delay locked loop implementation in a synchronous dynamic random access memory|
|US8558593||Sep 7, 2012||Oct 15, 2013||Mosaid Technologies Incorporated||Frequency-doubling delay locked loop|
|US8638638||Jan 2, 2013||Jan 28, 2014||Mosaid Technologies Incorporated||Delay locked loop implementation in a synchronous dynamic random access memory|
|US8754687||Sep 10, 2013||Jun 17, 2014||Conversant Intellectual Property Management Inc.||Frequency-doubling delay locked loop|
|US9065449 *||Oct 28, 2013||Jun 23, 2015||Avago Technologies General Ip (Singapore) Pte. Ltd.||High-speed divide-by-1.5 circuit with 50 percent duty cycle|
|US20030042947 *||Aug 26, 2002||Mar 6, 2003||Demone Paul W.||Frequency-doubling delay locked loop|
|US20040008063 *||Jul 10, 2002||Jan 15, 2004||The Board Of Trustees Of The University Of Illinois||Delay locked loop clock generator|
|US20040090250 *||Nov 21, 2001||May 13, 2004||Reiner Bidenbach||Phase regulating circuit a time-delay element|
|US20040150438 *||Sep 5, 2003||Aug 5, 2004||Gun-Ok Jung||Frequency multiplier capable of adjusting duty cycle of a clock and method used therein|
|US20040246058 *||Sep 30, 2003||Dec 9, 2004||Yu-Chen Chen||Method and apparatus for generating high frequency signals by a plurality of low frequency signals with multiple phases|
|US20060261866 *||Jul 28, 2006||Nov 23, 2006||Demone Paul W||Frequency-doubling delay locked loop|
|US20070280403 *||Jul 19, 2006||Dec 6, 2007||Hynix Semiconductor Inc.||Counter outputting count signal having random count value|
|US20080018372 *||Sep 16, 2005||Jan 24, 2008||Nec Corporation||Clock Generating Circuit and Clock Generating Method|
|US20090039931 *||Sep 25, 2008||Feb 12, 2009||Mosaid Technologies, Inc.||Frequency-doubling delay locked loop|
|US20150116011 *||Oct 28, 2013||Apr 30, 2015||Avago Technologies General Ip (Singapore) Pte. Ltd.||High-speed divide-by-1.5 circuit with 50 percent duty cycle|
|WO2005057786A1 *||Dec 10, 2003||Jun 23, 2005||Ericsson Telefon Ab L M||A freqency multiplier|
|U.S. Classification||327/116, 377/47, 327/119|
|International Classification||H03L7/081, H03B19/14, H03L7/089, H03L7/16, H03K5/00|
|Cooperative Classification||H03L7/0814, H03L7/16, H03L7/089, H03K5/00006, H03B19/14|
|European Classification||H03L7/089, H03K5/00C, H03L7/16, H03L7/081A1, H03B19/14|
|May 6, 2004||FPAY||Fee payment|
Year of fee payment: 4
|Apr 30, 2008||FPAY||Fee payment|
Year of fee payment: 8
|Apr 24, 2012||FPAY||Fee payment|
Year of fee payment: 12