Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6211040 B1
Publication typeGrant
Application numberUS 09/398,285
Publication dateApr 3, 2001
Filing dateSep 20, 1999
Priority dateSep 20, 1999
Fee statusPaid
Publication number09398285, 398285, US 6211040 B1, US 6211040B1, US-B1-6211040, US6211040 B1, US6211040B1
InventorsHuang Liu, John Sudijono, Charles Lin, Quah Ya Lin
Original AssigneeChartered Semiconductor Manufacturing Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Two-step, low argon, HDP CVD oxide deposition process
US 6211040 B1
Abstract
A method for depositing silicon dioxide between features has been achieved. The method may be applied intermetal dielectrics, interlevel dielectric, or shallow trench isolations. This method prevents dielectric voids, corner clipping, and plasma induced damage in very small feature applications. Features, such as conductive traces, are provided overlying a semiconductor substrate where the spaces between the features form gaps. A silicon dioxide liner layer is deposited overlying the features and lining the gaps, yet leaving the gaps open. The silicon dioxide liner layer depositing step is by high density plasma, chemical vapor deposition (HDP CVD) using a gas mixture comprising silane, oxygen, and argon. The argon gas pressure, chamber pressure, and the sputter rf energy are kept low. A silicon dioxide gap filling layer is deposited overlying the silicon dioxide liner layer to fill the gaps, and the integrated circuit device is completed. The silicon dioxide gap filling layer depositing step is by high density plasma, chemical vapor deposition (HDP CVD) using a gas mixture comprising silane, oxygen, and argon. The argon gas pressure and chamber pressure are kept low while the sputter rf energy is increased.
Images(3)
Previous page
Next page
Claims(20)
What is claimed is:
1. A method to fill gaps with silicon dioxide in the manufacture of an integrated circuit device comprising:
providing a semiconductor substrate;
providing features overlying said semiconductor substrate wherein spaces between said features are termed gaps;
depositing a silicon dioxide liner layer overlying said features and lining said gaps while leaving said gaps open, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, and wherein a first sputter rf energy is applied;
depositing a silicon dioxide gap filling layer overlying said silicon dioxide liner layer and filling said gaps, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, and wherein a second sputter rf energy higher than said first sputter rf energy is applied; and
completing said integrated circuit device.
2. The method according to claim 1 wherein said step of depositing said silicon dioxide liner layer comprises an etch to deposition ratio of between about 0.12 and about 0.15.
3. The method according to claim 1 wherein said gas mixture used to deposit said silicon dioxide liner layer comprises silane flowing at between about 60 sccm and 100 sccm, oxygen flowing at between about 90 sccm and 150 sccm, and argon flowing at between about 40 sccm and 80 sccm.
4. The method according to claim 1 wherein said step of depositing said silicon dioxide liner layer uses said first sputter rf energy of between about 1600 watts and about 2200 watts.
5. The method according to claim 1 wherein said step of depositing said silicon dioxide liner layer is performed at an argon partial pressure of between about 14% and 35%.
6. The method according to claim 1 wherein said step of depositing said silicon dioxide gap filling layer comprises an etch to deposition ratio of between about 0.15 and about 0.25.
7. The method according to claim 1 wherein said gas mixture used to deposit said silicon dioxide gap filling layer comprises silane flowing at between about 60 sccm and 100 sccm, oxygen flowing at between about 90 sccm and 150 sccm, and argon flowing at between about 40 sccm and 80 sccm.
8. The method according to claim 1 wherein said step of depositing said silicon dioxide gap filling layer uses said second sputter rf energy of between about 2200 watts and about 2800 watts.
9. The method according to claim 1 wherein said step of depositing said silicon dioxide gap filling layer further comprises adding a dopant gas to said gas mixture wherein said dopant gas is a source of one of the group of:
fluorine, boron, phosphorous, boron, and arsenic.
10. The method according to claim 1 wherein said step of depositing said silicon dioxide gap filling layer is performed at an argon partial pressure of between about 14% and 35%.
11. A method to fill gaps with silicon dioxide in the manufacture of an integrated circuit device comprising:
providing a semiconductor substrate;
providing features overlying said semiconductor substrate wherein spaces between said features are termed gaps;
depositing a silicon dioxide liner layer overlying said features and lining said gaps while leaving said gaps open, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, wherein said depositing comprises an etch to deposition ratio of between about 0.12 and about 0.15, and wherein a first sputter rf energy is applied;
depositing a silicon dioxide gap filling layer overlying said silicon dioxide liner layer and filling said gaps, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, wherein said depositing comprises an etch to deposition ratio of between about 0.15 and about 0.25, and wherein a second sputter rf energy higher than said first rf energy is applied; and
completing said integrated circuit device.
12. The method according to claim 11 wherein said step of depositing said silicon dioxide liner layer uses said first sputter rf energy of between about 1600 watts and about 2200 watts.
13. The method according to claim 11 wherein said step of depositing said silicon dioxide liner layer is performed at an argon partial pressure of between about 14% and 35%.
14. The method according to claim 11 wherein said step of depositing said silicon dioxide gap filling layer uses said second sputter rf energy of between about 2200 watts and about 2800 watts.
15. The method according to claim 11 wherein said step of depositing said silicon dioxide gap filling layer further comprises adding a dopant gas to said gas mixture wherein said dopant gas is a source of one of the group of:
fluorine, boron, phosphorous, boron, and arsenic.
16. The method according to claim 11 wherein said step of depositing said silicon dioxide gap filling layer is performed at an argon partial pressure of between about 14% and 35%.
17. A method to fill gaps with silicon dioxide in the manufacture of an integrated circuit device comprising:
providing a semiconductor substrate;
providing features overlying said semiconductor substrate wherein spaces between said features are termed gaps;
depositing a silicon dioxide liner layer overlying said features and lining said gaps while leaving said gaps open, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, wherein said depositing comprises an etch to deposition ratio of between about 0.12 and about 0.15, wherein said depositing is performed at an argon partial pressure of between about 14% and 35%, and wherein a first sputter rf energy of between about 1600 watts and about 2200 watts is applied;
depositing a silicon dioxide gap filling layer overlying said silicon dioxide liner layer and filling said gaps, wherein said depositing is by HDP CVD using a gas mixture comprising silane, oxygen, and argon, wherein said depositing is at a chamber pressure of less than 2 milliTorr, wherein said depositing comprises an etch to deposition ratio of between about 0.15 and about 0.25, wherein said depositing is performed at an argon partial pressure of between about 14% and 35%, and wherein a second sputter rf energy of between about 2200 watts and 2800 watts is applied; and
completing said integrated circuit device.
18. The method according to claim 17 wherein said step of depositing said silicon dioxide liner layer further comprises adding a dopant gas to said gas mixture wherein said dopant gas is a source of one of the group of:
fluorine, boron, phosphorous, boron, and arsenic.
19. The method according to claim 17 wherein said step of depositing said silicon dioxide gap filling layer further comprises adding a dopant gas to said gas mixture wherein said dopant gas is a source of one of the group of:
fluorine, boron, phosphorous, boron, and arsenic.
20. The method according to claim 17 wherein said gaps comprise one of the group of: spaces between metal lines, spaces between polysilicon lines, and shallow trenches in said semiconductor substrate.
Description
BACKGROUND OF THE INVENTION

(1) Field of the Invention

The invention relates to a method of fabricating silicon structures, and more particularly, to a process for depositing silicon dioxide between features in the manufacture of integrated circuit devices.

(2) Description of the Prior Art

As device feature size and gate oxide thickness are further scaled down, it becomes more difficult to form interlayer dielectrics. One of the techniques used to form an isolation oxide layer in integrated circuits with very narrowly spaced features, such as metal lines, is through the use of high density plasma, chemical vapor deposition (HDP CVD) processing.

In HDP CVD, a traditional CVD process for depositing silicon dioxide is combined with a simultaneous sputtering process. As the silicon dioxide layer is deposited, it is also sputtered, or etched by the high-density plasma. By combining both a deposition and an etching action in the same process, a very dense and high quality silicon dioxide layer may be formed. In addition, since the etching component can be anisotropically controlled, that is, can etch in specific directions, the HDP CVD offers a significant advantage for deposition of silicon dioxide inside gaps or trenches. The etching component can reduce the deposition rate on vertical sidewalls such that the gap can be filled from the bottom up without the top of the gap closing or pinching off. This prevents the formation of voids or keyholes in the silicon dioxide layer.

Referring now to FIG. 1, an insulating layer 14 is shown formed overlying a semiconductor substrate 10. A pair of metal traces 18 overlies the insulating layer 14. In this situation, it is desirable to form an oxide layer overlying the metal traces 18 and insulating the gap between metal traces 18. In addition, the space between the metal traces is very narrow, at between about 0.2 microns and 0.3 microns. The height of the metal traces is between about 0.55 microns and 1.0 microns such that the aspect ratio of the gap is about 3.

A HDP CVD process is used as typical in the art to form the silicon dioxide layer 22. The HDP CVD process would typically use a gas mixture of silane (SiH4), oxygen, and argon. The silane and oxygen components provide the source species for the deposition of the silicon dioxide. The argon gas is ionized to form the high-density plasma to etch the silicon dioxide layer 22 as this layer is deposited.

As the silicon dioxide layer 22 is deposited, the sputtering reaction also removes some of the material. As shown, the greatest sputter rate is at the corner of the gap. Here, the silicon dioxide layer 22 overlaps the contour of the metal trace 18. The combined deposition and etching reaction creates the angled profile 26 of approximately 45 degrees. This angled profile 26 aids the deposition process by preventing the silicon dioxide layer 22 from closing or pinching off before the gap has been filled completely from below.

The etching rate of the reaction is directly controlled by the partial pressure of the argon gas component of the gas mixture and by the high frequency radio frequency (HFRF) sputter energy. The argon gas is typically flowed at a rate of between about 350 sccm and 400 sccm and constitutes approximately between about 64% and 67% of the gas pressure in the reaction. The HFRF energy is typically in the range of between about 2,500 watts and 3,000 watts. By carefully setting the deposition rate via the silane and oxygen gas flows and the etching rate via the argon gas flow and HFRF energy, an optimal etch to deposition ratio can be established to guarantee gap fills.

This process approach has its limitations, however. If the etching component of the reaction is too low, the silicon dioxide layer 22 pinches off the gap before it has completely filled from the bottom. As a consequence, a keyhole, or void, 30 has formed. This void causes serious reliability problems because of the potential for trapped contamination.

Referring now to FIG. 2, a second possible problem is shown. Here, the etching component is too high. As a consequence, corner clipping 34 occurs. In corner clipping, the plasma etches into the metal traces 18. This problem also represents a potential reliability issue.

As the aspect ratio of the gaps becomes larger, it is not possible to select a single operating point for the HDP CVD process that will both eliminate the corner clipping 34 and prevent the formation of voids 30. In addition, the use of argon plasma poses the additional risk of plasma induced damage (PID) to underlying gate oxide layers. PID occurs because of charging of the semiconductor wafer that occurs due to the plasma. If this charge is sufficiently large, very thin gate oxides can be damaged due to electrical overstress.

Several prior art approaches disclose methods to form silicon dioxide layers, and specifically, to fill gaps between features in the fabrication of integrated circuits. U.S. Pat. No. 5,872,058 to Van Cleemput et al discloses a process to fill gaps with oxide using HDP and CVD. A gas mixture comprising silicon containing, oxygen containing and inert gases is used. The inert gas component of this mixture comprises not more than 13% of the total gas mixture. An electron cyclotron resonance (ECR) process is used with high microwave power for gas dissociation to form the plasma. A single RF frequency is used to drive the argon ion bombardment. Argon is eliminated during the formation of the protective layer. Multiple steps of PE-CVD and HDP are used. U.S. Pat. No. 5,814,564 to Yao et al teaches a process to gap fill with oxide and then to planarize with a spin-on glass layer. A six step etch back process is used in the final planarization. U.S. Pat. No. 5,807,785 to Ravi discloses a process for silicon dioxide gap fill where a plasma enhanced CVD process using TEOS forms a first barrier layer overlying metal traces. A subatmospheric CVD (SACVD) process using TEOS forms the gap filling layer. U.S. Pat. No. 5,679,606 to Wang et al teaches a process to fabricate gap fills of oxide using two steps. In the first step, a protective layer is deposited by HDP CVD without any argon gas flow or sputter rf energy. In the second step, the gap fill layer is deposited using HDP CVD with argon and sputter rf energy. U.S. Pat. No. 5,494,854 to Jain discloses a process for gap filling and planarization. First, a seed layer is deposited using HDP with no sputter rf power. Second, a gap filling layer of approximately equal thickness is deposited using HDP with sputter rf power. A polishing layer and planarization step complete the process.

SUMMARY OF THE INVENTION

A principal object of the present invention is to provide an effective and very manufacturable method of depositing silicon dioxide between features in the manufacture of integrated circuits.

A further object of the present invention is to provide a method to deposit silicon dioxide between features using a two-step, low argon pressure, high-density plasma, chemical vapor deposition process that prevents the formation of voids.

A yet further object of the present invention is to use a two-step, low argon pressure, high-density plasma, chemical vapor deposition process that prevents corner clipping or etching of features.

In accordance with the objects of this invention, a new method of depositing silicon dioxide between features has been achieved. Features, such as conductive traces, are provided overlying a semiconductor substrate where the spaces between the features form gaps. A silicon dioxide liner layer is deposited overlying the features and lining the gaps, yet leaving the gaps open. The step of depositing the silicon dioxide liner layer is by high density plasma, chemical vapor deposition (HDP CVD) using a gas mixture comprising silane, oxygen, and argon. The argon gas pressure, chamber pressure, and the sputter rf energy are kept low. A silicon dioxide gap filling layer is deposited overlying the silicon dioxide liner layer to fill the gaps, and the integrated circuit device is completed. The step of depositing the silicon dioxide gap filling layer is by high density plasma, chemical vapor deposition (HDP CVD) using a gas mixture comprising silane, oxygen, and argon. The argon gas pressure and chamber pressure are kept low while the sputter rf energy is increased.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings forming a material part of this description, there is shown:

FIGS. 1 and 2 schematically illustrate in cross-section a partially completed prior art integrated circuit device.

FIGS. 3 through 4 schematically illustrate in cross-sectional representation a preferred embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

This embodiment discloses the application of the present invention to the deposition of a silicon dioxide layer overlying and filling gaps between metal traces. The present invention can easily be applied to the deposition of a silicon dioxide layer overlying and filling gaps between polysilicon traces as well. In addition, the same technique could be used to fill shallow trench isolations. It should be clear to those experienced in the art that the present invention can be applied and extended without deviating from the scope of the present invention.

Referring now more particularly to FIG. 3, there is illustrated, in a cross section, a partially completed integrated circuit device. A semiconductor substrate 40 is preferably composed of monocrystalline silicon. An isolation layer 44 is shown formed overlying the semiconductor substrate 40. The purpose of the isolation layer 44 is to isolate the metal traces 48 from the semiconductor substrate 40. The metal traces 48 may be formed in any conventional method. Typically, the metal traces would be formed by depositing an aluminum alloy layer overlying the isolation layer 44. The metal traces 48 would then be patterned, typically using a photoresist mask to protect the desired pattern during etching.

In this example, as in the prior art, the space between the metal traces is very narrow, at between about 0.2 microns and 0.3 microns. The height of the metal traces is between about 0.55 microns and 1.0 microns. The aspect ratio of the gap is about 3. It is difficult, therefore, to deposit a silicon dioxide layer overlying the metal traces 48 to fill the gap without creating voids in the silicon dioxide or clipping the corners of the metal traces 48.

At this point, an important feature of the present invention is described. As a first step in forming the insulating oxide, a silicon dioxide liner layer 52 is deposited overlying the metal traces 48 and lining the gap between the metal traces 48. The silicon dioxide liner layer is deposited using a HDP, CVD process. The process uses a gas mixture of silane, oxygen, and argon. The preferred gas mixture is comprised of silane flowing at of between about 60 sccm and 100 sccm, oxygen flowing at between about 90 sccm and 150 sccm, and argon flowing at between about 40 sccm and 80 sccm. The argon gas constitutes between about 14% and 35% of the total pressure of the chamber. Note that the argon gas flow is dramatically lower than that of the prior art process.

The reduced argon flow results in a very low-pressure environment for the plasma. The pressure is preferably less than about 2 milliTorr. This low plasma pressure reduces the silicon oxide deposition rate on the sidewalls of the gaps. Because the deposition rate is reduced, the sputtering or etching rate must also be reduced. Therefore, the high frequency radio frequency (HFRF) power is reduced during the deposition of the silicon dioxide liner layer 52. The HFRF power, also called the sputter rf power, establishes the energy of the argon ion plasma that sputters or etches the silicon dioxide layer concurrent with the deposition of this layer. During the deposition of the silicon dioxide liner layer 52, the HFRF is set at between about 1600 watts and about 2200 watts. The low frequency radio frequency (LFRF) power, which is called the plasma rf power and controls the silane and oxygen plasma, is maintained at between about 3500 watts and about 4500 watts.

The relationship between the concurrent silicon dioxide deposition and etching that occurs in the HDP CVD process can be expressed as an etch to deposition ratio, or E/D. E/D is defined by the equation:

E/D=(UBUC−BC)/UBUC

where UBUC is the deposition rate of the process with no wafer bias or clamping, and BC is the deposition rate of the process with wafer bias and/or clamping. The deposition rate is generally controlled by the silane and oxygen components of the plasma while the etching rate is generally determined by the argon component. For the preferred embodiment of the present invention, the E/D for the deposition of the silicon dioxide liner layer 52 is maintained at between about 0.12 and about 0.15.

The process for forming the silicon dioxide liner layer 52 has two significant advantages over the prior art. First, the combination of lowered deposition and sputtering rates allows the formation of a high quality, dense, silicon dioxide liner layer 52 overlying the metal traces 48 and lining the gaps without closing the gap spaces. An adequate amount of sputter etching also occurs to effectively round the gap corners 54 without over etching into the metal traces 48. Both voids and corner clipping are therefore avoided. This process deposits the silicon dioxide liner layer 52 to a thickness of between about 500 Angstroms and about 8000 Angstroms. The presence of the silicon dioxide liner layer 52 will prevent damage to the metal traces 48, such as corner clipping, during the deposition of the gap filling layer. This is important since the etch rate during the gap filling process is higher than that of the liner layer process.

The second advantage of the present invention technique is the reduction of plasma induced damage (PID). Lowering the chamber pressure lowers the density of the argon ion plasma. This lowered density in turn reduces the amount of wafer charging and electrical stressing. By reducing electrical stressing, this technique has been shown to reduce PID to thin oxides and to improve both yield and reliability.

Referring now to FIG. 4, the second major step in forming the insulation oxide is the deposition of the silicon dioxide gap filling layer 56 overlying the silicon dioxide liner layer 52. The silicon dioxide gap filling layer 56 is also deposited using a HDP, CVD process. The process uses a gas mixture of silane, oxygen, and argon. The preferred gas mixture is comprised of silane flowing at between about 60 sccm and 100 sccm, oxygen flowing at between about 90 sccm and 150 sccm, and argon flowing at between about 40 sccm and 80 sccm. The argon gas constitutes between about 14% and 35% of the total pressure of the chamber.

As in the deposition of the silicon dioxide liner layer 52, the argon gas flow is dramatically lower than that of the prior art process. The reduced argon flow results in a very low-pressure environment for the plasma of less than about 2 milliTorr. By maintaining a low plasma chamber pressure, the deposition process for the silicon dioxide gap filling layer 56 can be performed without causing damage to gate oxides due to electrical overstress.

The high frequency radio frequency (HFRF) power is increased during the deposition of the silicon dioxide gap filling layer 56. By increasing the HFRF power, a higher sputter etching rate is established. By increasing the etching rate, the E/D ratio is increased to between about 0.15 and about 0.25. This increased E/D ratio improves the ability of the deposition process to fill the gap completely without creating a void or keyhole. The presence of the previously deposited silicon dioxide liner layer 52 prevents any corner clipping problems during the silicon dioxide gap filling layer 56 deposition. The silicon dioxide gap filling layer 56 is thus deposited to a thickness of between about 500 Angstroms and about 8,000 Angstroms.

During the deposition of the silicon dioxide gap filling layer 56, the HERE is set at between about 2200 watts and about 2800 watts. The low frequency radio frequency (LERE) power is maintained at between about 3500 watts and about 4500 watts.

Following the deposition of the silicon dioxide gap filling layer 56, the integrated circuit may be completed as typical in the art.

The novel approach of the present invention can easily be modified to form doped silicon dioxide layers for the liner layer or the gap filling layer. By adding suitable dopants, such as fluorine, boron, phosphorous, boron, or arsenic, to the HDP CVD gas mixture, doped silicon dioxide layers can be deposited for either the liner layer, the gap filling layer or both. In addition, by making moderate changes to the silane to oxygen ratio or to the HFRF power, the process of the present invention can be optimized for use in other gap filling process. This novel two-step process could then be applied to the formation of intermetal dielectrics (IMD), interlevel dielectrics (ILD), and shallow trench isolations (STI).

As shown in the preferred embodiment, the present invention provides a very manufacturable process for depositing silicon dioxide between features in the manufacture of integrated circuit devices. The unique two step process makes possible the deposition of silicon dioxide dielectric layers between even very closely spaced features while preventing the adverse effects of void formation, corner clipping, and plasma induced damage.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5494854Aug 17, 1994Feb 27, 1996Texas Instruments IncorporatedEnhancement in throughput and planarity during CMP using a dielectric stack containing HDP-SiO2 films
US5679606Dec 27, 1995Oct 21, 1997Taiwan Semiconductor Manufacturing Company, Ltd.method of forming inter-metal-dielectric structure
US5807785Aug 2, 1996Sep 15, 1998Applied Materials, Inc.Low dielectric constant silicon dioxide sandwich layer
US5814564May 15, 1997Sep 29, 1998Vanguard International Semiconductor CorporationEtch back method to planarize an interlayer having a critical HDP-CVD deposition process
US5872058Jun 17, 1997Feb 16, 1999Novellus Systems, Inc.High aspect ratio gapfill process by using HDP
US5913140 *Dec 23, 1996Jun 15, 1999Lam Research CorporationMethod for reduction of plasma charging damage during chemical vapor deposition
US5915190 *Jul 30, 1997Jun 22, 1999Lam Research CorporationMethods for filling trenches in a semiconductor wafer
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6303414 *Jul 12, 2000Oct 16, 2001Chartered Semiconductor Manufacturing Ltd.Method of forming PID protection diode for SOI wafer
US6333218 *Feb 11, 2000Dec 25, 2001Advanced Micro Devices, Inc.Method of etching contacts with reduced oxide stress
US6433378Feb 11, 2000Aug 13, 2002Micron Technology, Inc.Integrated circuits having material within structural gaps
US6461966Dec 14, 2001Oct 8, 2002Taiwan Semiconductor Manufacturing CompanyMethod of high density plasma phosphosilicate glass process on pre-metal dielectric application for plasma damage reducing and throughput improvement
US6500730 *Nov 17, 2000Dec 31, 2002Micron Technology, Inc.Method for filling structural gaps and integrated circuitry
US6500771 *Jan 31, 2000Dec 31, 2002Chartered Semiconductor Manufacturing Ltd.Method of high-density plasma boron-containing silicate glass film deposition
US6660656 *Sep 19, 2001Dec 9, 2003Applied Materials Inc.Plasma processes for depositing low dielectric constant films
US6713365 *Sep 4, 2002Mar 30, 2004Macronix International Co., Ltd.Methods for filling shallow trench isolations having high aspect ratios
US6777171Apr 20, 2001Aug 17, 2004Applied Materials, Inc.Fluorine-containing layers for damascene structures
US6777308May 17, 2002Aug 17, 2004Micron Technology, Inc.Method of improving HDP fill process
US6787877Dec 27, 2002Sep 7, 2004Micron Technology, Inc.Method for filling structural gaps and integrated circuitry
US6869858 *Apr 30, 2003Mar 22, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Shallow trench isolation planarized by wet etchback and chemical mechanical polishing
US6914015Oct 31, 2003Jul 5, 2005International Business Machines CorporationHDP process for high aspect ratio gap filling
US6982207Jul 11, 2003Jan 3, 2006Micron Technology, Inc.Methods for filling high aspect ratio trenches in semiconductor layers
US7026172 *Oct 22, 2001Apr 11, 2006Promos Technologies, Inc.Reduced thickness variation in a material layer deposited in narrow and wide integrated circuit trenches
US7064406 *Sep 3, 2003Jun 20, 2006Micron Technology, Inc.Supression of dark current in a photosensor for imaging
US7098116Jan 8, 2004Aug 29, 2006Taiwan Semiconductor Manufacturing Company, Ltd.Shallow trench isolation method for reducing oxide thickness variations at different pattern densities
US7115516 *Oct 9, 2001Oct 3, 2006Applied Materials, Inc.Method of depositing a material layer
US7259079Jan 31, 2005Aug 21, 2007Micron Technology, Inc.Methods for filling high aspect ratio trenches in semiconductor layers
US7297640 *Jan 13, 2005Nov 20, 2007Chartered Semiconductor Manufacturing Ltd.Method for reducing argon diffusion from high density plasma films
US7427568 *Jun 15, 2006Sep 23, 2008Applied Materials, Inc.Method of forming an interconnect structure
US7550816Jun 11, 2004Jun 23, 2009Micron Technology, Inc.Filled trench isolation structure
US7576376Aug 31, 2007Aug 18, 2009Aptina Imaging CorporationSuppression of dark current in a photosensor for imaging
US7638422 *Dec 27, 2006Dec 29, 2009Dongbu Hitek Co., Ltd.Method of manufacturing metal insulating layer in semiconductor device
US7772121Aug 10, 2010Applied Materials, Inc.Method of forming a trench structure
US7776639Aug 17, 2010Aptina Imaging CorporationSuppression of dark current in a photosensor for imaging
US7927990 *Jun 29, 2007Apr 19, 2011Sandisk CorporationForming complimentary metal features using conformal insulator layer
US7968425 *Jul 14, 2006Jun 28, 2011Micron Technology, Inc.Isolation regions
US8546888Jun 20, 2011Oct 1, 2013Micron Technology, Inc.Isolation regions
US8617989 *Apr 19, 2012Dec 31, 2013Applied Materials, Inc.Liner property improvement
US8664127Jul 14, 2011Mar 4, 2014Applied Materials, Inc.Two silicon-containing precursors for gapfill enhancing dielectric liner
US8680526 *Apr 5, 2010Mar 25, 2014Fujifilm CorporationElectronic device, method of producing the same, and display device
US8716154Oct 3, 2011May 6, 2014Applied Materials, Inc.Reduced pattern loading using silicon oxide multi-layers
US8889566Nov 5, 2012Nov 18, 2014Applied Materials, Inc.Low cost flowable dielectric films
US9018108Mar 15, 2013Apr 28, 2015Applied Materials, Inc.Low shrinkage dielectric films
US9144147Feb 21, 2013Sep 22, 2015Applied Materials, Inc.Semiconductor processing system and methods using capacitively coupled plasma
US9285168Sep 28, 2011Mar 15, 2016Applied Materials, Inc.Module for ozone cure and post-cure moisture treatment
US9404178Jun 12, 2012Aug 2, 2016Applied Materials, Inc.Surface treatment and deposition for reduced outgassing
US9412581Jul 16, 2014Aug 9, 2016Applied Materials, Inc.Low-K dielectric gapfill by flowable deposition
US20030132502 *Dec 27, 2002Jul 17, 2003Hill Chris W.Method for filling gaps and integrated circuitry
US20030162363 *Feb 22, 2002Aug 28, 2003Hua JiHDP CVD process for void-free gap fill of a high aspect ratio trench
US20040033979 *Jul 14, 2003Feb 19, 2004Dean Nicholas M.Antisense modulation of Fas mediated signaling
US20040043581 *Sep 4, 2002Mar 4, 2004Chin-Hsiang LinMethods for filling shallow trench isolations having high aspect ratios
US20040077161 *Oct 9, 2001Apr 22, 2004Applied Materials, Inc.Method of depositing a material layer
US20040235263 *Jun 11, 2004Nov 25, 2004Li LiMethod of improving HDP fill process
US20040266218 *Jun 25, 2004Dec 30, 2004Kwon Young MinMethods for forming a gap filling layer using high density plasma
US20050009291 *Jul 11, 2003Jan 13, 2005Jingyi BaiMethods for filling high aspect ratio trenches in semiconductor layers
US20050045926 *Sep 3, 2003Mar 3, 2005Chandra MouliSupression of dark current in a photosensor for imaging
US20050095872 *Oct 31, 2003May 5, 2005International Business Machines CorporationHdp process for high aspect ratio gap filling
US20050136684 *Dec 23, 2003Jun 23, 2005Applied Materials, Inc.Gap-fill techniques
US20050153519 *Jan 8, 2004Jul 14, 2005Taiwan Semiconductor Manufacturing Co.Novel shallow trench isolation method for reducing oxide thickness variations at different pattern densities
US20050158965 *Jan 31, 2005Jul 21, 2005Jingyi BaiMethods for filling high aspect ratio trenches in semiconductor layers
US20060154491 *Jan 13, 2005Jul 13, 2006Chartered Semiconductor Manufacturing Ltd.Method for reducing argon diffusion from high density plasma films
US20060223322 *Jun 15, 2006Oct 5, 2006Liang-Yuh ChenMethod of forming a trench structure
US20060223323 *Jun 15, 2006Oct 5, 2006Liang-Yuh ChenMethod of forming an interconnect structure
US20070059900 *Sep 14, 2005Mar 15, 2007Chien-Hsing LaiMulti-step depositing process
US20070148957 *Dec 27, 2006Jun 28, 2007Hee Dae KimMethod of manufacturing metal insulating layer in semiconductor device
US20070296004 *Aug 31, 2007Dec 27, 2007Chandra MouliSuppression of dark current in a photosensor for imaging
US20080014710 *Jul 14, 2006Jan 17, 2008Micron Technology, Inc.Isolation regions
US20090004844 *Jun 29, 2007Jan 1, 2009Kang-Jay HsiaForming Complimentary Metal Features Using Conformal Insulator Layer
US20090120584 *Mar 31, 2008May 14, 2009Applied Materials, Inc.Counter-balanced substrate support
US20090286348 *Jul 23, 2009Nov 19, 2009Chandra MouliSuppression of dark current in a photosensor for imaging
US20100258806 *Oct 14, 2010Fujifilm CorporationElectronic device, method of producing the same, and display device
US20110159213 *Oct 15, 2010Jun 30, 2011Applied Materials, Inc.Chemical vapor deposition improvements through radical-component modification
US20110221748 *Jul 30, 2009Sep 15, 2011Sony Computer Entertainment Europe LimitedApparatus and method of viewing electronic documents
US20130102149 *Apr 19, 2012Apr 25, 2013Applied Materials, Inc.Liner property improvement
CN1913122BAug 14, 2006Apr 11, 2012东部电子株式会社Method for forming void-free trench isolation layer
CN101359596BJul 31, 2007Jun 23, 2010中芯国际集成电路制造(上海)有限公司Slot filling method and manufacturing method for shallow slot isolation
DE10127622A1 *Jun 7, 2001Dec 19, 2002Infineon Technologies AgProduction of HDPCVD oxide-filled insulation trench used in production of integrated circuits comprises forming insulation trench in semiconductor substrate, and forming silicon oxide layers on side walls and on base of trench
DE10127622B4 *Jun 7, 2001Oct 22, 2009Qimonda AgVerfahren zur Herstellung eines mit HDPCVD-Oxid gefüllten Isolationsgrabens
DE10230088B4 *Jul 4, 2002Jun 14, 2006Samsung Electronics Co., Ltd., SuwonVerfahren zum Herstellen einer Halbleitervorrichtung
WO2005064651A2 *Dec 21, 2004Jul 14, 2005Applied Materials, Inc.Improved gap-fill techniques
WO2005064651A3 *Dec 21, 2004Sep 15, 2005Applied Materials IncImproved gap-fill techniques
Classifications
U.S. Classification438/424, 438/787, 257/E21.546, 438/695, 257/E21.279
International ClassificationH01L21/316, H01L21/762
Cooperative ClassificationH01L21/02304, H01L21/31612, H01L21/02274, H01L21/02211, H01L21/02164, H01L21/76224
European ClassificationH01L21/02K2E3B6B, H01L21/02K2T2F, H01L21/02K2C1L5, H01L21/02K2C7C2, H01L21/316B2B, H01L21/762C
Legal Events
DateCodeEventDescription
Sep 20, 1999ASAssignment
Owner name: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., SINGAP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, HUANG;SUDIJONO, JOHN;LIN, CHARLES;AND OTHERS;REEL/FRAME:010270/0555
Effective date: 19990812
Oct 1, 2004FPAYFee payment
Year of fee payment: 4
Oct 3, 2008FPAYFee payment
Year of fee payment: 8
Oct 13, 2008REMIMaintenance fee reminder mailed
Sep 5, 2012FPAYFee payment
Year of fee payment: 12