Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6215193 B1
Publication typeGrant
Application numberUS 09/295,342
Publication dateApr 10, 2001
Filing dateApr 21, 1999
Priority dateApr 21, 1999
Fee statusPaid
Publication number09295342, 295342, US 6215193 B1, US 6215193B1, US-B1-6215193, US6215193 B1, US6215193B1
InventorsSu Tao, Meng-Hui Lin
Original AssigneeAdvanced Semiconductor Engineering, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Multichip modules and manufacturing method therefor
US 6215193 B1
Abstract
A multichip module includes a substrate having two padding strips, a first chip, and a second chip mounted thereon. The padding strips are mounted to two sides of the first chip. The second chip is disposed above the first chip in a manner that the bonding pads of the first chip are exposed outside the lateral edges of the second chip. In another embodiment of the invention, the substrate includes a recess, a first chip, and a second chip. The first chip is received in the first chip, and the second chip is disposed above the first chip in a manner that the bonding pads of the first chip are exposed outside the lateral edges of the second chip. A method is provided to manufacture a multichip module by placing a first chip on a substrate and then placing a second chip above the first chip in a manner that the bonding pads of the first chip are exposed outside the lateral edges of the second chip.
Images(6)
Previous page
Next page
Claims(8)
What is claimed is:
1. A multichip module comprising:
a substrate including an upper face;
a first padding strip mounted to the upper face of the substrate;
a first chip including a plurality of bonding pads on an upper face thereof, the first chip being adhered to the upper face of the substrate by a first adhesive layer in an area adjacent to a side of the first padding strip; and
a second chip including two lateral edges and a plurality of bonding pads on an upper face thereof, the second chip being adhered to the first padding strip and the upper face of the first chip by a second adhesive layer;
wherein the bonding pads of the first chip are exposed outside the lateral edges of the second chip.
2. The multichip module as claimed in claim 1, further comprising a second padding strip arranged in a manner that the first chip is located between the first padding strip and the second padding strip, and the second chip is mounted above the first chip, the first padding strip and the second padding strip.
3. The multichip module as claimed in claim 2, wherein the first padding strip and the second padding strip are adhesive tapes.
4. A multichip module comprising:
a substrate including a recess in an upper face thereof, the recess including a bottom;
a first chip including a plurality of bonding pads on an upper face thereof, the first chip being adhered to the bottom of the recess by a first adhesive layer; and
a second chip including two lateral edges and a plurality of bonding pads on an upper face thereof, the second chip being adhered to the upper face of the first chip by a second adhesive layer;
wherein the bonding pads of the first chip are exposed outside the lateral edges of the second chip.
5. The multichip module as claimed in claim 4, further comprising two side adhesive layers applied to two lateral sides of the recess, and wherein the second chip has a lower face with two ends disposed on the side adhesive layers.
6. The method for manufacturing a multichip module as claimed in claim 7, wherein the first chip and the second chip are stacked in a cross manner.
7. A method for manufacturing a multichip module, comprising the steps of:
providing a substrate including an upper face;
adhering a first padding strip to the upper face of the substrate;
mounting a first chip on the upper face of the substrate by a first adhesive layer in an area adjacent to a side of the first padding strip, the first chip including a plurality of bonding pads on an upper face thereof; and
mounting a second chip the first padding strip and the upper face of the first chip by a second adhesive layer, the second chip including two lateral edges and a plurality of bonding pads on an upper face thereof, wherein the bonding pads of the first chip are exposed outside the lateral edges of the second chip.
8. The method for manufacturing a multichip module as claimed in claim 7, further comprising disposing a second padding strip arranged in a manner that the first chip is located between the first and second padding strips and the second chip is mounted above the first chip, the first padding strip and the second padding strip.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to multichip modules (MCM) and a manufacturing method therefor, and more particularly to multichip modules and a manufacturing method in which a recess is provided in a substrate during manufacturing of the substrate of a ball grid array integrated circuit for receiving an integrated circuit or memory stack.

2. Description of the Related Art

In order to reduce the volume of an electric device, integrated circuits are packaged in stacks to form a multichip module to reduce the surface area of the substrate occupied by the electric device.

U.S. Pat. No. 5,323,060 to Fogal et al. issued on Jun. 21, 1994 discloses a multichip module having a stacked chip arrangement. In this patent, as shown in FIG. 1 of the drawings that corresponds to FIG. 1 of U.S. Pat. No. 5,323,060, the multichip includes a substrate 100, a first multichip stack 110, and a second multichip stack 120. The first multichip stack 110 includes a first chip 112 mounted to a bonding area 111 of the substrate 100. An adhesive layer 113 is applied to upper face of the first chip 112. A second chip 114 is then mounted on top of the adhesive layer 113, thereby forming a multichip stack with two chips. A number of bonding wires 115 interconnect bonding pads of the chips 112 and 114 and bonding pads of the substrate 100. The adhesive layer 113 must have a thickness of “A” to allow connection between the bonding wires 115 and the bonding pads of the chips 112 and 114. The second multichip stack 120 includes a first chip 122 mounted to a bonding area 121 of the substrate 100. A first adhesive layer 123 is applied to upper face of the first chip 121. A second chip 124 is mounted on top of the first adhesive layer 123, and a second adhesive layer 125 is then applied to upper face of the second chip 124. Next, a third chip 126 is mounted on top of the second adhesive layer 125, and a third adhesive layer 127 is applied to upper face of the third chip 126 for mounting a further chip, thereby forming a multichip stack with many chips. A number of bonding wires 128 interconnect bonding pads of the chips 122, 124, and 126 and bonding pads of the substrate 100. The adhesive layers 123, 125, and 127 must have a thickness of “A” to allow connection between the bonding wires 128 and the bonding pads of the chips 122, 124, and 126. Nevertheless, the adhesive layers 113, 123, 125, and 127 must have a thickness of “A” to prevent the chips 114, 124, or 126 from making contact with the underlying bonding wires 115 or 128. Yet the increase in the thickness of the adhesive layers 113, 123, 125, and 127 results an obstacle to heat transfer from the chips 114, 124, and 126 to the underlying chips. The heat dissipating effect is accordingly poor.

U.S. Pat. No. 5,804,004 to Tuckerman et al. issued on Sep. 8, 1998 discloses stacked devices for multichip modules. In this patent, as shown in FIGS. 2 and 3 of the drawings that correspond to FIGS. 4A and 4B of U.S. Pat. No. 5,804,004, the multichip includes a substrate 200, and a first chip 211 is mounted to upper face of the substrate 200 by an adhesive layer ai 210. Bonding pads 215 of the first chip 211 are connected to bonding pads 201 of the substrate 200 by bonding wires 214. A second chip 212 is mounted to upper face of the first chip 211 by an adhesive layer 210. Bonding pads 215 of the second chip 212 are connected to bonding pads 202 of the substrate 200 by bonding wires 214. Bonding wires 214 are prevented from making contact with the adjacent upper chip 212 by beveling the edge of the upper second chip 212. A third chip 213 is mounted to upper face of the second chip 212 by an adhesive layer 210. Bonding pads 215 of the third chip 213 are connected to bonding pads 203 of the substrate 200 by bonding wires 214. Bonding wires 214 are prevented from making contact with the adjacent upper chip 213 by beveling the edge of the upper third chip 213. Nevertheless, beveling of the edge of the chip 212, 213 results in difficulty in manufacturing.

SUMMARY OF THE INVENTION

It is a primary object of the present invention to provide a multichip module that includes a substrate having two padding strips to allow a chip or an electric device to be mounted between the padding strips in a manner that the upper face does not extend beyond the padding strips. The padding strips provide a cushioning effect for the chip or electric device during wire bonding procedure of the chip or electric device.

It is a secondary object of the present invention to provide a multichip module that includes a substrate having a recess for receiving a chip or electric device such that the chip or electric device is “sunk” into the substrate in a manner that the upper face does not extend beyond the substrate. Another chip or electric device is mounted above this chip or electric device, yet the overall height of the multichip module thus formed is reduced.

It is a further object of the present invention to provide a method for manufacturing a multichip module, wherein bonding pads of a lower chip are exposed outside lateral edges of an upper chip to allow easy wire bonding and to avoid the bonding wires from making contact with the upper chip. In addition, the thickness of the adhesive layers between the upper chip and the lower chip is reduced to allow easy heat conduction from the upper chip to the lower chip and to avoid flush of adhesive from an area between the upper chip and the lower chip to an area beyond the upper chip and the lower chip.

In accordance with the present invention, a substrate includes two padding strips, a first chip, and a second chip. The padding strips are mounted on both sides of the first chip. An adhesive layer is applied to a lower face of the first chip so as to be adhered to the substrate. A further adhesive layer is applied to an upper face of the first chip for adherence with a lower face of the second chip. Bonding pads on two ends of the first chip between the padding strips extend beyond the lateral edges of the second chip rather than being covered by the second chip. Wire bonding of bonding pads on two ends of the first chip is convenient as not being affected by the second chip. In addition, the padding strips provide a cushioning effect when the first chip is subjected to forces during wire bonding of the second chip, thereby making the first chip more reliable.

In another preferred embodiment of the invention, the substrate includes a single padding strip for stacking the second chip above the first chip. Bonding pads on two ends of the first chip extend beyond the lateral edges of the second chip rather than being covered by the second chip. Wire bonding of bonding pads on two ends of the first chip is convenient as not being affected by the second chip. In addition, the padding strip provides a cushioning effect when the first chip is subjected to forces during wire bonding of the second chip, thereby making the first chip more reliable.

In a further preferred embodiment of the invention, the substrate includes a recess for receiving a first chip, and a second chip is stacked above the first chip. Provision of the recess reduces the overall height of the multichip module of the invention and shortens the length of the bonding wires for connecting the bonding pads of the first chip and the bonding pads of the substrate. Two side adhesive layers are applied to both sides of the recess for stacking the second chip in a manner that bonding pads on two ends of the first chip extend beyond the lateral edges of the second chip rather than being covered by the second chip. Wire bonding of bonding pads on two ends of the first chip is convenient as not being affected by the second chip. In addition, both sides of the recess provide a cushioning effect when the first chip is subjected to forces during wire bonding of the second chip, thereby making the first chip more reliable.

A method for manufacturing a multichip module in accordance with the present invention includes the step of exposing bonding pads of a lower chip outside the lateral edges, of an upper chip, thereby providing a convenient wire bonding procedure and avoiding the bonding wires of the lower chip from making contact with the upper chip. The thickness of adhesive layers between the upper chip and the lower chip is reduced to allow easy heat conduction from the upper chip to the lower chip and to avoid flush of adhesive from an area between the upper chip and the lower chip to an area beyond the upper chip and the lower chip. The upper chip and the lower chip are stacked in a cross manner such that when a further chip is stacked above the upper chip, the thickness of the upper chip avoids bonding wires of the lower chip from being damaged by said further chip.

Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a side view of a conventional multichip module;

FIG. 2 is a side view of another conventional multichip module;

FIG. 3 is a top view of the conventional multichip module in FIG. 2;

FIG. 4 is a top view of a first preferred embodiment of a multichip module in accordance with the present invention;

FIG. 5 is a side view of the first preferred embodiment of a multichip module in accordance with the present invention;

FIG. 6 is a top view of a second preferred embodiment of a multichip module in accordance with the present invention;

FIG. 7 is a side view of the second preferred embodiment of a multichip module in accordance with the present invention;

FIG. 8 is a top view of a third preferred embodiment of a multichip module in accordance with the present invention; and

FIG. 9 is a sectional view taken along line 9—9 in FIG. 8.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIGS. 4 and 5, a first embodiment of a multichip module in accordance with the present invention includes a substrate 300 having a first padding strip 301, a second padding strip 302, a first chip 310, and a second chip 320 mounted thereon. The first chip 310 is mounted between the padding strips 301 and 302. The second chip 320 is stacked above the first chip 310, the first padding strip 301, and the second padding strip 302. The padding strips 301 and 302 are preferably adhesive tapes. Each chip 310, 320 has a number of bonding pads 311 and 321 for soldering with bonding wires 304, thereby interconnecting the first chip 310 and the second chip 320 with circuit on the substrate 300.

Still referring to FIGS. 4 and 5, an adhesive layer 303 is applied to a lower face of the first chip 310 so as to be adhered to the substrate 300. A further adhesive layer 303 is applied to an upper face of the first chip 310 for adherence with a lower face of the second chip 320. Two lateral sides of the second chip 320 are located on tops of the padding strips 301 and 302. In addition, bonding pads 311 on two ends of the first chip 310 between the padding strips 301 and 302 extend beyond the lateral edges of the second chip 320 rather than being covered by the second chip 320. Thus, the wire bonding procedure of the bonding wires 304 to the bonding pads 311 on two ends of the first chip 310 is convenient as not being affected by the second chip 320. In addition, the padding strips 301 and 302 provide a cushioning effect when the first chip 310 is subjected to forces during wire bonding of the second chip 320, thereby making the first chip 310 more reliable.

Comparing FIG. 1 with FIG. 5, the adhesive layers 113, 123, 125, and 127 of U.S. Pat. No. 5,323,060 must have a thickness of “A” to prevent the chips 114, 124, or 126 from contacting with the underlying bonding wires 115 or 128. Yet the increase in the thickness of the adhesive layers 113, 123, 125, and 127 results an obstacle to heat transfer from the chips 114, 124, and 126 to the underlying chips. To the contrary, in the multichip module of the invention, the bonding pads 311 on two ends of the first chip 310 between the padding strips 301 and 302 extend beyond the lateral edges of the second chip 320 rather than being covered by the second chip 320. The wire bonding of the bonding pads 311 on two ends of the first chip 310 is convenient as not being affected by the second chip 320. In addition, the thickness of the adhesive layer 303 of the invention is reduced such that heat transfer may be conducted from the second chip 320 to the first chip 310 via the thinner adhesive layer 303, thereby providing a better heat dissipating effect. Accordingly, the multichip module of the invention is easy to proceed with wire bonding and has a better heat dissipating effect when compared with that disclosed in U.S. Pat. No. 5,323,060.

Comparing FIG. 2 with FIG. 5, the chip 211, 213 of U.S. Pat. No. 5,804,004 must be beveled in an edge thereof to prevent from making contact with the bonding wires 214 of an underlying chip 212, 211. To the contrary, the bonding pads 311 on two ends of the first chip 310 between the padding strips 301 and 302 extend beyond the lateral edges of the second chip 320 rather than being covered by the second chip 320. Thus, the trouble processing of edge beveling in the chips is avoided in the multichip module of the invention. Accordingly, the multichip module of the invention is easier to manufacture when compared with that disclosed in U.S. Pat. No. 5,804,004.

It is appreciated that the method for stacking the second chip 320 above the first chip 310 can be continued to form a multichip module with a plurality of chips.

Referring to FIGS. 6 and 7, a second preferred embodiment of the multichip module of the invention includes a substrate 400 having a padding strip 401, a first chip 410, and a second chip 420 mounted thereon. The first chip 410 is mounted adjacent to a side of the padding strip 401, and the second chip 420 is stacked above the first chip 410 and the padding strip 401. The padding strip 401 is preferably an adhesive tape. Each chip 410, 420 has a number of bonding pads 411 and 421 for soldering with bonding wires 403, thereby is interconnecting the first chip 410 and the second chip 420 with circuitry on the substrate 400.

Still referring to FIGS. 6 and 7, an adhesive layer 402 is applied to a lower face of the first chip 410 so as to be adhered to the substrate 400. A further adhesive layer 402 is applied to an upper face of the first chip 410 for adherence with a lower face of the second chip 420. A lateral side of the second chip 420 is located on top of the padding strip 401. Thus, the substrate 400 provides a single padding strip 401 for stacking the second chip 420. In addition, bonding pads 411 on two ends of the first chip 410 extend beyond the lateral edges of the second chip 420 rather than being covered by the second chip 420. Thus, the wire bonding procedure of the bonding wires 403 to the bonding pads 411 on two ends of the first chip 410 is convenient as not being affected by the second chip 420. In addition, the padding strip 401 provides a cushioning effect when the first chip 410 is subjected to forces during wire bonding of the second chip 420, thereby making the first chip 410 more reliable.

Referring to FIGS. 8 and 9, a third preferred embodiment the multichip module of the invention includes a substrate 500 having a recess 501, a first side adhesive layer 504, a second side adhesive layer 505, a first chip 510, and a second chip 520. As can be seen from FIGS. 8 and 9, the first chip 510 is received in the recess 501, and a first adhesive layer 502 is applied to a lower face of the first chip 510 so as to be adhered to a bottom of the recess 501. A second adhesive layer 503 is applied to an upper face of the first chip 510 for adherence to a lower face of the second chip 520. The first side adhesive layer 504 and the second side adhesive layer 504 are applied to both sides of the recess. The lower face of the second chip 520 above the first chip 510 is adhered to the side adhesive layers 504 and 504 and the adhesive layer 503 on the first chip 510 in a manner that bonding pads 511 on two ends of the first chip 510 extend beyond the lateral edges of the second chip 520 rather than being covered by the second chip 520. Thus, the wire bonding procedure of bonding wires 506 to the bonding pads 511 on two ends of the first chip 510 is convenient as not being affected by the second chip 520. In addition, both sides of the recess 501 provide a cushioning effect when the first chip 510 is subjected to forces during wire bonding of the second chip 520, thereby making the first chip 510 more reliable. Provision of the recess 501 reduces the overall height of the multichip module of the invention and shortens the length of the bonding wires 506 for connecting the bonding pads 511 of the first chip 510 and the bonding pads of the substrate 500 to thereby increase the speed for transmitting signals.

Comparing FIGS. 1 and 2 with FIGS. 8 and 9, the third embodiment of the multichip module of the invention has advantages of reduced height and shortened bonding wires when compared with that disclosed in U.S. Pat. No. 5,804,004.

Referring to FIGS. 4, 6, and 8, a method for manufacturing a multichip module: in accordance with the present invention includes the step of exposing bonding pads 311, 411, 511 of a lower chip (the first chip) 310, 410, 510 outside the lateral edges of an upper chip (the second chip) 320, 420, 520, thereby providing a convenient wire bonding procedure and avoiding the bonding wires 304, 403, 506 of the lower chip 310, 410, 510 from making contact with the upper chip 320, 420, 520. The thickness of the adhesive layers between the upper chip 320, 420, 520 and the lower chip 320, 420, 520 is reduced to allow easy heat conduction from the upper chip 320, 420, 520 to the lower chip 310, 410, 510 and to avoid flush of adhesive from an area between the upper chip 320, 420, 520 and the lower chip 310, 410, 510 to an area beyond the upper chip 320, 420, 520 and the lower chip 310, 410, 510. The upper chip 320, 420, 520 and the lower chip 310, 410, 510 are stacked in a cross manner such that when a further chip (not shown) is stacked above the upper chip 320, 420, 520, the thickness of the upper chip 320, 420, 520 avoids bonding wires of the lower chip 310, 410, 510 from being damaged by said further chip. Accordingly, the cross-stacking method in accordance with the present invention allows continuing stacking of further chips above the upper chip (the second chip) 320, 420, 520, thereby forming a multichip module with many chips.

Although the invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5198963 *Nov 21, 1991Mar 30, 1993Motorola, Inc.Multiple integrated circuit module which simplifies handling and testing
US5323060Jun 2, 1993Jun 21, 1994Micron Semiconductor, Inc.Multichip module having a stacked chip arrangement
US5502289 *Mar 13, 1995Mar 26, 1996National Semiconductor CorporationCircuit assembly
US5608262 *Feb 24, 1995Mar 4, 1997Lucent Technologies Inc.Packaging multi-chip modules without wire-bond interconnection
US5614766 *Nov 9, 1995Mar 25, 1997Rohm Co., Ltd.Semiconductor device with stacked alternate-facing chips
US5715144 *May 24, 1996Feb 3, 1998International Business Machines CorporationMulti-layer, multi-chip pyramid and circuit board structure
US5760478 *Aug 20, 1996Jun 2, 1998International Business Machines CorporationClock skew minimization system and method for integrated circuits
US5790384 *Jun 26, 1997Aug 4, 1998International Business Machines CorporationBare die multiple dies for direct attach
US5804004May 24, 1996Sep 8, 1998Nchip, Inc.Stacked devices for multichip modules
US5808878 *Feb 29, 1996Sep 15, 1998Kabushiki Kaisha ToshibaCircuit substrate shielding device
US5869894 *Jul 18, 1997Feb 9, 1999Lucent Technologies Inc.RF IC package
US5926379 *Dec 6, 1996Jul 20, 1999Sagem SaElectronic card assembly by means of solder connections
US5939782 *Mar 3, 1998Aug 17, 1999Sun Microsystems, Inc.Package construction for integrated circuit chip with bypass capacitor
US5949135 *Dec 16, 1997Sep 7, 1999Mitsubishi Denki Kabushiki KaishaModule mounted with semiconductor device
US5977640 *Jun 26, 1998Nov 2, 1999International Business Machines CorporationHighly integrated chip-on-chip packaging
US6051886 *Jul 24, 1998Apr 18, 2000Micron Technology, Inc.Angularly offset stacked die multichip device and method of manufacture
US6084308 *Jun 30, 1998Jul 4, 2000National Semiconductor CorporationChip-on-chip integrated circuit package and method for making the same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6337226 *Feb 16, 2000Jan 8, 2002Advanced Micro Devices, Inc.Semiconductor package with supported overhanging upper die
US6407456 *Feb 23, 2000Jun 18, 2002Micron Technology, Inc.Multi-chip device utilizing a flip chip and wire bond assembly
US6462422 *May 25, 2001Oct 8, 2002Siliconware Precision Industries Co., Ltd.Intercrossedly-stacked dual-chip semiconductor package
US6503776 *Jan 5, 2001Jan 7, 2003Advanced Semiconductor Engineering, Inc.Method for fabricating stacked chip package
US6541870Nov 14, 2001Apr 1, 2003Siliconware Precision Industries Co., Ltd.Semiconductor package with stacked chips
US6593662 *Aug 2, 2000Jul 15, 2003Siliconware Precision Industries Co., Ltd.Stacked-die package structure
US6633086 *Jun 6, 2002Oct 14, 2003Vate Technology Co., Ltd.Stacked chip scale package structure
US6650006Aug 3, 2001Nov 18, 2003Siliconware Precision Industries Co., Ltd.Semiconductor package with stacked chips
US6670551 *Jun 4, 2001Dec 30, 2003Amkor Technology, Inc.Image sensing component package and manufacture method thereof
US6737736 *Jun 28, 2001May 18, 2004Renesas Technology Corp.Semiconductor device
US6879047Feb 19, 2003Apr 12, 2005Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US6930378 *Nov 10, 2003Aug 16, 2005Amkor Technology, Inc.Stacked semiconductor die assembly having at least one support
US6946323Apr 22, 2004Sep 20, 2005Amkor Technology, Inc.Semiconductor package having one or more die stacked on a prepackaged device and method therefor
US6965154Mar 29, 2004Nov 15, 2005Renesas Technology Corp.Semiconductor device
US6982485Feb 13, 2002Jan 3, 2006Amkor Technology, Inc.Stacking structure for semiconductor chips and a semiconductor package using it
US6995448 *Mar 25, 2002Feb 7, 2006Amkor Technology, Inc.Semiconductor package including passive elements and method of manufacture
US7064430Aug 31, 2004Jun 20, 2006Stats Chippac Ltd.Stacked die packaging and fabrication method
US7071568Nov 17, 2004Jul 4, 2006Amkor Technology, Inc.Stacked-die extension support structure and method thereof
US7109059Mar 22, 2005Sep 19, 2006Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7132753Apr 26, 2005Nov 7, 2006Amkor Technology, Inc.Stacked die assembly having semiconductor die overhanging support
US7154171Feb 22, 2002Dec 26, 2006Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US7166495Feb 20, 1996Jan 23, 2007Micron Technology, Inc.Method of fabricating a multi-die semiconductor package assembly
US7242101 *Jul 19, 2004Jul 10, 2007St Assembly Test Services Ltd.Integrated circuit die with pedestal
US7276437Jan 5, 2005Oct 2, 2007Sharp Kabushiki KaishaSemiconductor device and manufacturing method thereof
US7282792Oct 18, 2005Oct 16, 2007Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7358600 *Nov 16, 2004Apr 15, 2008Amkor Technology, Inc.Interposer for interconnecting components in a memory card
US7381593Aug 5, 2004Jun 3, 2008St Assembly Test Services Ltd.Method and apparatus for stacked die packaging
US7402902Nov 20, 2006Jul 22, 2008Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7411286Nov 20, 2006Aug 12, 2008Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7423338Nov 20, 2006Sep 9, 2008Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7423339Nov 20, 2006Sep 9, 2008Mircon Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7459776Sep 27, 2006Dec 2, 2008Amkor Technology, Inc.Stacked die assembly having semiconductor die projecting beyond support
US7485490Nov 22, 2005Feb 3, 2009Amkor Technology, Inc.Method of forming a stacked semiconductor package
US7528011May 29, 2007May 5, 2009Sharp Kabushiki KaishaSemiconductor device and manufacturing method thereof
US7633144May 24, 2006Dec 15, 2009Amkor Technology, Inc.Semiconductor package
US7675180Feb 17, 2006Mar 9, 2010Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US7776652Aug 25, 2008Aug 17, 2010Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7786593 *Jun 8, 2007Aug 31, 2010St Assembly Test Services Ltd.Integrated circuit die with pedestal
US7812436Aug 25, 2008Oct 12, 2010Micron Technology, Inc.Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7859119Nov 12, 2008Dec 28, 2010Amkor Technology, Inc.Stacked flip chip die assembly
US7863723Dec 23, 2008Jan 4, 2011Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US8026611 *Dec 1, 2005Sep 27, 2011Tessera, Inc.Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one another
US8072083Jan 20, 2010Dec 6, 2011Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US8129849Oct 28, 2009Mar 6, 2012Amkor Technology, Inc.Method of making semiconductor package with adhering portion
US8143727Nov 16, 2010Mar 27, 2012Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US8317107Dec 30, 2005Nov 27, 2012Intel CorporationChip-spacer integrated radio frequency ID tags, methods of making same, and systems containing same
US8552546 *Oct 1, 2010Oct 8, 2013Samsung Electronics Co., Ltd.Semiconductor package, semiconductor package structure including the semiconductor package, and mobile phone including the semiconductor package structure
US20100213605 *Feb 12, 2010Aug 26, 2010Shinko Electric Industries Co., Ltd.Semiconductor device and method of manufacturing semiconductor device
US20110074037 *Sep 23, 2010Mar 31, 2011Elpida Memory, Inc.Semiconductor device
US20110079890 *Oct 1, 2010Apr 7, 2011Samsung Electronics Co., Ltd.Semiconductor package, semiconductor package structure including the semiconductor package, and mobile phone including the semiconductor package structure
WO2007102871A2 *Dec 14, 2006Sep 13, 2007Intel CorpChip-spacer integrated radio frequency id tags, methods of making same, and systems containing same
WO2007146775A2 *Jun 8, 2007Dec 21, 2007Texas Instruments IncStacked chips with underpinning
Legal Events
DateCodeEventDescription
Oct 10, 2012FPAYFee payment
Year of fee payment: 12
Oct 10, 2008FPAYFee payment
Year of fee payment: 8
Oct 8, 2004FPAYFee payment
Year of fee payment: 4
Apr 21, 1999ASAssignment
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAO, SU;LIN, MENG-HUI;REEL/FRAME:009913/0351;SIGNING DATES FROM 19990402 TO 19990409