|Publication number||US6270350 B1|
|Application number||US 09/520,565|
|Publication date||Aug 7, 2001|
|Filing date||Mar 8, 2000|
|Priority date||Apr 28, 1999|
|Also published as||CA2371663A1, CA2371663C, CN1154078C, CN1372680A, EP1196909A1, EP1196909A4, WO2000065555A1, WO2000065555A9|
|Publication number||09520565, 520565, US 6270350 B1, US 6270350B1, US-B1-6270350, US6270350 B1, US6270350B1|
|Inventors||Charles A. Christopher|
|Original Assignee||I-Sim Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (12), Referenced by (43), Classifications (15), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
Priority is claimed to Ser. No. 60/131,616 files on Apr. 28, 1999.
This invention relates to vehicle simulators and, more particularly, to methods and devices for interfacing vehicle controls, instruments and electronics, as well as related systems, such as a motion base, to vehicle simulation software.
Vehicle driving simulators, which provide a highly-realistic driving experience, are becoming increasingly affordable. Sophisticated simulators generally employ a simulator master control program which is loaded and run on a host computer system. Slaved to the host computer system is a graphics imaging engine, which generates real-time graphic images in response to control inputs from the host computer system. These images may be projected on a screen which may provide a viewing angle within a range of about 90 degrees to a full 360 degrees in order to create a virtual reality which provides a highly-realistic driving experience. In order to make the simulation as realistic as possible, a simulator may utilize the vehicle cab of an actual production vehicle. Control inputs made by the driver as he manipulates the controls of the vehicle cab are interfaced with the master control program. The perception of reality may be further enhanced with a sound system that produces high-fidelity sounds and a motion system coupled to the cab which subjects the driver to forces, all consistent with the projected images of the outside environment, the road surface, and driver inputs. A high-end driving simulator may even generate tire noise appropriate for the imaged road surface. Purchasers of vehicle driving simulators generally have one or more specific applications for the simulator. For example, it may be used to train semi-truck drivers, it may be used to teach high-speed pursuit skills to police officers, or it may be used to improve the safety skills of emergency vehicle drivers. In order to enhance the assimilation of driving skills for such specialized uses, it is highly desirable to use the vehicle cab of the actual vehicles which will be driven on the job. This complicates the manufacture of the simulators, as there are literally dozens of possible vehicle cabs which must be interfaced to the simulator software. For example, one police department may wish to use a Ford Crown Victoria cab for its simulator, while another may desire to use a Chevrolet Lumina cab. The situation is further complicated by the fact that governmental agencies, such as police departments, typically change vehicles every two to three years. In addition, truck driving schools may wish to utilize several truck cabs to improve the transferability of learned skills to the real world.
The vehicle driving simulation industry, though in its infancy, is highly competitive. A simulator manufacturer can improve profitability by keeping hardware inventories to a bare minimum and by meeting the needs of the greatest number of customers with the fewest number of separate product lines. Ideally, a single basic product line would be easily customizable to meet the needs of all customers.
Software changes can implement many of the differences in simulating different types of vehicles, but at some point the software must connect to each cab's unique electrical circuitry through a hardware interface. Some of the differences between individual cab's electrical instrumentation may include:
1. Voltage ratings;
2. Input signal waveform requirements;
3. Switch logic, such as seat belt switches being open or closed when fastened.
4. Number of input and output signals; and
5. Types of sensors on the steering wheel, brake pedal, accelerator pedal, or gear shift lever. (i.e. resistive potentiometers, optical encoders, switches, etc.)
The current art addresses these differences in a variety of ways. FIGS. 1 through 3 represent three approaches now used to interface a vehicle cab to a simulator system having a display screen 101, a projector 102 for projecting images on the screen 101, and a simulator data processing unit 103. The first interface approach is represented by FIG. 1. Using this approach, the cab 105 is completely rewired for connection to a standard interface unit 104. The primary advantage of this approach is there are no software changes from one cab to another. The major disadvantage, though, is that the rewiring process is costly and time-consuming. This is particularly true if the job requires the customization of switches and instrumentation.
The second approach, represented by FIG. 2, is to design unique interface circuitry 204 for each cab 205 which interconnects the standard cab wiring with the simulator data processing unit 103. The main advantages of this option are that no changes need be made to either the simulation software or to the cab wiring. There are several significant disadvantages to this approach, however. Much time will be spent not only in the analysis and documentation of the cab circuitry, but in the design and manufacture of the custom interface circuitry. Additionally, as the custom interface circuitry will be built in limited quantities, the manufacturing costs will be relatively high. A further disadvantage is the need to reanalyze and document cab circuitry and redesign and manufacture new interface circuitry each time a different vehicle cab is introduced.
Another approach frequently used in the simulation industry is represented by FIG. 3. An interface 304 is designed using existing off-the-shelf circuit boards and electronic modules. Such an approach typically requires that changes be made to the simulation software. The primary advantage to this approach is that less custom hardware is required. By using readily-available boards and modules, not only are design and manufacturing costs are reduced, but maintenance costs as well. There are many problems with this approach. The off-the-shelf circuit boards are typically expensive and difficult to integrate into the system. They may also be difficult to program. In addition, if the software is redesigned, the boards must generally be replaced. Also significant are the time and costs associated with reverse engineering (i.e., analyzing and documenting) the cab circuitry. If software changes are required, this will add to the cost. This option may not even be available for some cabs, for they are so unique that they require custom-designed interface hardware.
None of the interface options heretofore described lends itself to the rapid and economical interfacing of a cab to a simulator system. Simulator customers want to be able to change cabs periodically and want to minimize down time and costs related to those changes. Although the interface option of FIG. 1 permits rapid swapping of cabs and minimal costs related to the actual swap, the cost of providing the standard interface at the cab is substantial.
What is needed is an interface which will reduce the cost of connecting a vehicle cab to a driving simulator, and which will permit a simulator owner to swap cabs on his simulator much more quickly, much less expensively, and with far fewer software changes than would be possible using current cab interfaces. Such an interface will facilitate the swapping of vehicle cabs by requiring only simple electrical disconnections and connections and minor software modifications. In addition, it would be helpful if debugging of the new simulator hardware-cab combination were facilitated by the new interface.
For the purposes of this invention, a driving simulator system includes a vehicle cab in which the simulator driver sits. The system also includes a visual display screen on which is displayed graphic images representative of a real-time driving environment. The system also includes at least one host data processing, or computer, system having one or more input/output ports. Other data processing elements may be slaved to the host computer. A graphics imaging engine, such as a Lockheed Martin Real 3-D Pro, which generates real-time graphic images for display on the screen in response to control inputs from the host computer system, is one such element. A digital signal processor, which may be used to synchronize the real-time operation of the various system components, is another such element. The driving simulator system also includes a driving simulation software program executable by the host computer. The software program is designed to recognize a set of input signals which correspond to operator-initiated control inputs emanating from the vehicle cab. The software program also generates a set of output signals. Some of these output signals are used to control various other system components; others are sent to the vehicle cab where they are used to control cab instrumentation.
The focus of this invention is the interposition of a field-programmable integrated circuit known as a field-programmable gate array, or FPGA, between the input/output port and the electrical circuitry of the vehicle cab. The programmable integrated circuit is responsible for converting electrical signals from the cab to input signals understood by the computer and loaded software, and also converting program output signals to a set of electrical inputs utilizable by the cab. Although much of the funtionality of such an FPGA interface might be provided by a microprocessor or microcontroller, there are certain functions which only an FPGA can provide. For example, decoding of optical encoder output can be provided by circuitry internal to the FPGA. In addition, signal conditioning circuitry may also be provided by FPGA circuitry. For example, each switch input may be provided with a schmitt trigger which improves signal reliability by eliminating signal bounce which may occur when a switch is closed.
For a preferred implementation of the invention, it may be desirable to protect the FPGA against electrostatic discharges, higher-than-expected voltages caused by inductive load kickbacks or miswiring, ground-loop problems, or shorts caused by defective wiring by placing isolation circuitry between it and the vehicle cab.
For a preferred first embodiment of the invention, the FPGA is of the RAM-configurable type. That is, the FPGA includes on-board volatile memory registers in which may be stored a unique set of data values which configure the FPGA. This configuration data may be stored on a non-volatile medium, such as a hard disk drive, and loaded into the FPGA during system initialization. Multiple sets of configuration data, each for a different vehicle cab may be stored within a data file library on the hard disk drive of the host computer system. Thus, a new vehicle cab may be interfaced to the driving simulator by selecting the appropriate data file for the new cab from the library. It should be understood that other FPGA types, such as those which utilize antifuse technology, may also be used to implement the invention. However, there are definite advantages to using a reprogrammable FPGA. Debugging is much easier, as the chip does not have to be replaced when the configuration data file is modified or updated. Furthermore, different vehicle cabs can be accommodated by a single reprogrammable FPGA.
For an alternative second embodiment of the invention, the FPGA and related interface circuitry reside on a single circuit board. The FPGA and any special components required for a particular cab interface are packaged as a single module which plugs into a socket on the circuit board. Such special components may include, without limitation, optical encoders and ADC/DAC waveform/level generators and interpreters. In order to switch vehicle cabs, the module is replaced as a unit.
For either embodiment, control signals from the host computer system are sent through the FPGA to the gages in the cab. Likewise, signals from cab controls and switches are routed through the FPGA in the opposite direction to the host computer system.
In order to interface a completely new cab to the simulator, each input or output at the cab must only be identified and connected to a specific pin on an interface bus that is coupled to the cab side of the FPGA. The FPGA can then be programmed so that each input/output from the cab is correctly matched with a corresponding input/output from the host computer system. By subsequently testing each cab function during a data file edit operation, proper logic values may be readily assigned to any given signal. For example, if the simulation software expects a high logic value for a latched seat belt, but the cab input for this feature delivers a low logic level instead, the FPGA can be reprogrammed during the edit function to invert the received signal. In addition to providing proper routing and proper logic assignments for individual signals, the FPGA may also be programmed to provide signal processing functions for any signal. For example, the FPGA may be programmed to provide position sensing for a particular input when that input is coupled to an optical encoder in the cab.
One obvious advantage of using a reconfigurable FPGA is that the process for interfacing a new cab to the simulator system is greatly simplified. In addition, because the FPGA is reconfigurable, the data file which configures the FPGA can be tested and edited quickly and safely. As a result of these factors, interfacing costs are greatly reduced in comparison with existing interfacing methods.
Another advantage of using a reconfigurable FPGA is that it creates a consistent interface for the simulation software regardless of the cab's electrical configuration. Input signals which come into the FPGA from the cab, as well as output signals from the host computer system, are routed and processed by the FPGA as dictated by the data file values which have been loaded into the volatile memory of the FPGA. As the simulator software can always expect certain standard signals from the FPGA, modifications to the simulation software are minimized, or eliminated altogether, when the vehicle cab is changed. The FPGA configuration makes the cab transparent to the simulation software.
FIG. 1 is a block diagram which depicts a first prior art method of interfacing a vehicle cab to a computer on which is run a vehicle simulation program;
FIG. 2 is a block diagram which depicts a second prior art method of interfacing a vehicle cab to a computer on which is run a vehicle simulation program;
FIG. 3 is a block diagram which depicts a third prior art method of interfacing a vehicle cab to a computer on which is run a vehicle simulation program;
FIG. 4 is a block diagram of a preferred embodiment of the invention for interfacing a simulator software interface with vehicle cab electronics;
FIG. 5 is an architectural block diagram of the Xilinx® XC5200 family of FPGAS;
FIG. 6 is a block diagram of the Versa Block of the XC5200 FPGA family;
FIG. 7 is a logic diagram of a logic cell of the XC5200 FPGA family;
FIG. 8 is a schematic diagram of an FPGA configured in accordance with the present invention, showing basic functions interface functions; and
FIG. 9 is a schematic diagram of circuitry used to decode optical encoder inputs.
A vehicle driving simulator may be configured in many different ways. The final configuration will be dictated by cost and availability of subcomponents, the need for simplicity and serviceability, the degree of realism desired, and, to some extent, by random design choice where no apparent advantage exists among certain configurations. It should be understood that compromises are required for the design and assembly of any commercial product. Consequently, the preferred embodiment for a vehicle driving simulator, which incorporates the present invention, will change as new components become available and existing components become more affordable.
Referring now to FIG. 4, the currently preferred embodiment of the vehicle driving simulator system 400 includes a host computer, or data processing system 401 which may be running a driving simulation software program. The computer system 401 is coupled to a graphics processor 402, such as a Lockheed Martin Real 3-D Pro, which generates real-time graphic images for display by projector 403 on a screen 404 in response to control inputs from the host computer system 401.
The host computer is also coupled to a sound generator 405. As a compromise made in the quest for lower total system costs, the host computer system 401 runs under a Microsoft® Windows® operating system, in spite of the fact that this operating system is not optimized for deterministic processing. Consequently, the host system 401 is slaved to a digital signal processor (DSP) 406 via a parallel interface 407, such as an ISA or PCI bus. A serial bus, could of course, be used in place of the parallel bus. The DSP 406 provides a master clock signal for the various components of the simulator system 400, thereby orchestrating the operation of the various system components so that realistic system synchronicity is achieved. The DSP 406 is coupled directly to a field programmable gate array (FPGA) 408, also via a serial interface. A Xilinx® XC5215 integrated circuit (IC) is the currently preferred FPGA. The XC5215 IC is a RAM-configurable device having on-board volatile memory registers in which may be stored cab-specific configuration data. The FPGA 408 is configured by this unique set of data values. The cab configuration data may be stored on a non-volatile medium, such as a hard disk drive 411, and loaded into the FPGA 408 during system initialization. Multiple sets of configuration data, each for a different vehicle cab may be stored within a data file library on the hard disk drive of the host computer system. Thus, a new vehicle cab may be interfaced to the driving simulator by selecting the appropriate data file for the new cab from the library.
The architecture of the XC5215 IC is similar to that of conventional FPGAS, in that it has programmable input/output blocks, programmable logic blocks and programmable interconnect. FIGS. 5, 6 and 7 provide a brief overview of the architecture of the XC5200 family of FPGAS. FIG. 5 presents a conceptual overview of XC5200 architecture. Unlike conventional FPGAS, the logic and local routing resources are combined in flexible VersaBlocks. General purpose routing connects to each VersaBlock through a General Routing Matrix (GRM). A VersaRing is a “freeway” of interconnect cell surrounding the device which provides connections from multiple Input/Output blocks (IOBS) to the internal logic made up of the VersaBlocks. The architecture of a single VersaBlock is depicted in FIG. 6. A Configurable Logic Block (CLB) contains four logic cells, LCO, LCI, LC2 and LC3. The CLB is coupled to a programmable Local Interconnect Matrix (LIM), which in turn is coupled to four adjacent VersaBlocks via a quartet of four-bit Direct Connects and to the GRM via 24 bidirectional nodes. The architecture of a single logic cell (LC) is shown in FIG. 7. Each LC contains: a function generator F having four inputs FI, F2 F3 and F4; a storage device (FD) configurable as a D flip-flop or as a latch; and control logic. The signals identified in FIG. 7 are as follows: DI=data in; DO=data out; CI=carry in; CO=carry out; CE=ciock enable; CK=clock; CL=clear; D=latch data in; Q=latched output; and X=uniatched output. The control logic utilizes a trio of multiplexers MI, M2 and M3 which provide carry logic for fast implementation of arithmetic functions. The control logic can also be configured as a cascade chain allowing decode of very wide input functions. Thus, there are five inputs to the cell (FI, F2, F3, F4, DI and CI) and four outputs (CO, DO, Q, and X). The independence of the inputs and outputs allows the software to maximize the resource utilization within each LC. The signals CE, CK, and CL, which are common to all cells within a VersaBlock, are used to write and clear the value stored within latch FD. Each LC also contains a direct feedthrough path that does not sacrifice the use of either the function generator or the register.
Use of the XC5215 IC is advantageous because of its low cost, and because it can be reprogrammed merely by writing new data to the on-board memory registers. Other types of FPGAS, such as those which employ antifuse technology, may be also be used to practice the present invention. However, an FPGA which utilizes antifuses for internal programming may be programmed only once. In order to correct an incorrectly programmed FPGA of that type, a new, unprogrammed FPGA must be used. The Xilinx IC, on the other hand, may be reprogrammed repeatedly, both to correct errors and to accommodate a new cab requiring different data register values. Although a parallel interface, such as an ISA or PCI bus is employed to interconnect the host computer 401 and the DSP 406, a serial interface might be used in its place. Likewise, although a serial interface is used to couple the the DSP 406 and the FPGA 408, a parallel interface might be used in its place. The FPGA 408 is, in turn, coupled to the vehicle cab 409 and to a motion base 410 on which the vehicle cab 409 is mounted.
Referring now to FIG. 8, a simplified schematic diagram of the FPGA 408 coupled to a motion base 410, to the cab (not shown) and to a host data processing system 401 via a digital signal processor 406, is shown. The primary purpose of this diagram is to give a basic idea of certain types of functions that may be performed by the FPGA 408. Signal lines on the left side of the FPGA 408 represent inputs to, as well as outputs from the DSP 406; signal lines on the right represent inputs to the cab instrumentation and gauges, inputs to the motion system 410, as well as outputs from the motion system and control outputs from the cab 407. One of the primary tasks that the FPGA 408 performs, as embodied by the present invention, is that of routing signals on one side of the FPGA to their proper location on the other side. For example, signals CS1, CS2 and CS3 represent cab-side signals emanating from switches within the vehicle cab (not shown in this figure), while signals DS1, DS2 and DS3 represent DSP-side signals which respectively correspond to the signals CS1, CS2 and CS3. Signals DG1, DG2 and DG3, on the other hand, are DSP-side FPGA gauge signals which correspond respectively to cab-side gauge inputs CG1, CG2 and CG3. The FPGA 408 is programmed so that signal inputs are routed to their related outputs. If the routing is incorrect, the FPGA 408 may be easily reprogrammed to correct the problem. Signal CD1 is a. cab-side driver input. If signal CDI is coupled to an optical encoder which provides steering wheel position information, decoding of that information may be provided by logic block 802. A hysteretic digital decoder can be constructed from FPGA circuit components. Such a digital decoder can identify the position of a rotating shaft within one of a plurality of equal arcuate spans throughout a full 360′ of revolution. The size of the arcuate span may be adjusted to provide more or less sensitivity. Logic block 802 may also be, or may include, a latch constructed from circuitry internal to the FPGA 408 which maintains a cab-specific electrical signal at an input value until that electrical signal is sampled by the host computer system 401 through the DSP 406.
Still referring to FIG. 8, the motion base 410, which utilizes a plurality of optical encoders to sense relative position in each degree of freedom, is coupled to the DSP 406 via the FPGA 408. DSP-side control signals DC2, DC3 and DC4 are coupled to cab-side control signals CC2, CC3, CC4, CC5, CC6 and CC7. The latter signals are coupled directly to the motion system 410. Absolute position of the motion base 410 is determined by calibrating the motion system 410. This is done by moving the motion system within each degree of freedom between travel limits. Logic block 804 includes multiple optical decoders which provide motion system position information to the host DPS 401. Optical decoding circuitry, which may be used in logic blocks 802 and 804 will be described in more detail with reference to FIG. 9. Still referring to FIG. 8, logic block 803 represents signal conditioning circuitry used to condition a signal received from the DSP 406 so that it is compatible with cab requirements. For example, logic block 803 may be a latch constructed from circuitry internal to the FPGA which maintains a cab-specific electrical input at the value received as an output from the DSP 406 until that output is updated by the host computer system 401.
Still referring to FIG. 8, the FPGA is indirectly coupled to both the motion system 410 and the cab circuitry via isolation circuitry. Direct connection is not a particularly good design practice, as direct connection may subject the FPGA 408 to electrostatic discharges, higher-than-expected voltages caused by inductive load kickbacks or miswiring, ground-loop problems, or shorts caused by defective wiring. Subjection of the FPGA 408 to such conditions may compromise the reliability of the FPGA, or may cause it to fail altogether. Although isolation circuitry may include capacitive or inductive coupling, for a preferred embodiment of the invention, a plurality of optical isolators 011-0114 are utilized. Each optical isolator, in its most basic form, consists of a light-emifting diode (LED) adjacent a receiver transistor. Alternatively, an optical isolator may be constructed from a pair of adjacent LEDs, one of which functions as a transmitter, the other of which functions as a receiver. Ground loop and other isolation problems are thereby eliminated. For a preferred embodiment of the invention, the optical isolators 011-0114 are physically located on an easily-configurable interface board. In addition, each switch input from the cab is provided with a schmitt trigger which improves signal reliability by eliminating signal bounce which may occur when a switch is closed. It will be observed that switch signals CS1, CS2 and CS3 are associated with schmitt triggers ST2, STI and ST3, respectively.
FIG. 9 shows a currently preferred embodiment of a circuit utilized for decoding the output of a quadrature encoder device. As quadrature encoders are well known in the art, their design and function will not be described herein. These decoding circuits are disclosed primarily to demonstrate the versatility of the FPGA 408 in the context of the present disclosure. Multiple quadrature encoders are employed on the motion base 410 to provide rotational position information. They may also be employed on the steering column of cab 409 to provide directional change inputs. More specifically, FIG. 9 depicts not only the decoding circuit, but three other optional related circuits, as well. The decoding circuit proper may be broken down into two larger blocks: a comparison circuit (block C), and position accumulator (block D). The optional circuits are an encoder integrity test circuit (block A), a noise rejection circuit (block B), and a parallel-to-serial converter (block E).
The optional Encoder Test Circuit monitors the quadrature encoder's outputs and verifies that the encoder outputs are active and that the differential outputs (A,A* and B,B*) are, in fact, opposite states. Should the quadrature encoder lose power, or should a wire be cut or become shorted, the Encoder OK signal will go low and remain low. This safety feature provides the controlling processor, whether it be the host data processing system 401 or the digital signal processor 406, with information relating to the validity of the current position output values from the quadrature encoder.
The optional Nose Rejection Circuit of block B is a common state of the art method of rejecting noise on the wires from the encoder. This circuit is also suggested by the encoder manufacturer.
The optional Parallel-to-Serial Converter of block E simply converts the decoding circuit's parallel output value to a serial value for interface to serial devices.
The Comparison Circuit of block C receives asynchronous data and outputs synchronous data. The asynchronous data is converted to synchronous data having a signed position value in the Position Accumulator Circuit of block D by the master clock signal which is internal to the FPGA 408. Quadrature encoders are rated in counts per revolution, or pulses per revolution. Thus, the encoder specification indicates how many square wave pulses will be generated by the encoder per revolution. These square wave pulses are received by the Comparison Circuit as signals ENC. A OUT and ENC. B OUT. The pulse rate generation is directly proportional to the rotational velocity of the encoder (i.e., revolutions per minute). The decoder circuit is designed with the assumption that the master clock frequency is at least 10 times that of the encoder frequency. As encoder specifications commonly set a maximum operating frequency of about 100 kilohertz, and FPGA's typically operate at a frequencies of at least 1 megahertz. Thus, for real applications, the ratio of master clock frequency to maximum encoder frequency will be at least 10:1. Decoder circuits are generally designed to operate at either one count per encoder pulse (i.e., cycle of the squarewave generator), or four counts per encoder pulse. In order to provide maximum resolution, the circuit of FIG. 9 is designed to operate at four counts per encoder pulse.
Still referring to FIG. 9, the comparison circuit and position accumulator operate by comparing, the received encoder output to the previously received, stored output value. The encoder outputs 4 unique states, which is a 2-bit gray code (a gray code is one in which only a single bit changes at one time). The two least significant stored bits in the position accumulator are converted to the same grey code seen at the encoder outputs. The comparison circuit then attempts to synchronize the position accumulator to the encoder so that the position accumulator value is equal to the encoder value. This is accomplished by detecting an error between the two counts. If an error (i.e., difference) is detected, the position accumulator is incremented or decremented by 1 in the direction of the motion of the encoder. Specifically, the comparison circuit operates by implementing hysteresis in the comparison of the two values. The circuit uses a difference of 1 count between the encoder and the previous output value to determine the encoder's current direction, labeled ENCODER DIRECTION in the drawing. The comparison circuit then waits for another count of difference, for a total error of 2 counts, before signaling the position acumulator to change its count by 1 in the direction of encoder motion. This signal is labeled STEP OUTPUT VALUE. Table 1, below, is the Operational Table for the Comparison Circuit of block C.
Comparison Circuit Operation Table
The behavior of the decoder's output value with respect to the encoder's actual position will now be analyzed. As the encoder is rotating at a constant rate, the output value will always be at least 1 count behind the actual encoder position, and as the output value changes, the count will be 2 counts behind the actual encoder position for a period as long as 1 divided by the master clock frequency. As the encoder stops and moves + or −1 count about a specific position, the decoder's output will not change in value, thus the output error will be +1, 0 or −1 count. As the encoder begins to continuously move in either direction, the operation is as stated above.
Although only several embodiments of the present invention have been disclosed herein, it will be obvious to those having ordinary skill in the art that changes and modifications may be made thereto without departing from the scope and spirit of the invention as hereinafter claimed.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4750888 *||Dec 11, 1984||Jun 14, 1988||Giravions Dorand||Method and device for training in the operation of moving vehicles|
|US4760388 *||May 18, 1983||Jul 26, 1988||Tatsumi Denshi Kogyo Kabushiki Kaisha||Method and an apparatus for displaying a unified picture on CRT screens of multiple displaying devices|
|US4817948 *||Sep 6, 1983||Apr 4, 1989||Louise Simonelli||Reduced-scale racing system|
|US4949119 *||Jan 12, 1989||Aug 14, 1990||Atari Games Corporation||Gearshift for a vehicle simulator using computer controlled realistic real world forces|
|US5277584 *||Sep 6, 1991||Jan 11, 1994||Occusym Limited Liability Company||Vehicle vibration simulator and method for programming and using same|
|US5438614 *||May 25, 1994||Aug 1, 1995||U.S. Robotics, Inc.||Modem management techniques|
|US5660547 *||Jan 26, 1994||Aug 26, 1997||Atari Games Corporation||Scenario development system for vehicle simulators|
|US5707237 *||Apr 20, 1994||Jan 13, 1998||Kabushiki Kaisha Ace Denken||Driving simulation system|
|US5921780 *||Jun 28, 1996||Jul 13, 1999||Myers; Nicole J.||Racecar simulator and driver training system and method|
|US6009256 *||May 2, 1997||Dec 28, 1999||Axis Systems, Inc.||Simulation/emulation system and method|
|DE4102176A1 *||Jan 25, 1991||Aug 1, 1991||Foerst Reiner||Vehicle road driving simulator - has real road images blended with synthetically generated vehicle images|
|FR26076136A1 *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6650140 *||Mar 6, 2002||Nov 18, 2003||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US6888376||Sep 24, 2003||May 3, 2005||Altera Corporation||Multiple data rates in programmable logic device serial interface|
|US6911841||Aug 18, 2003||Jun 28, 2005||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US7002368||May 12, 2005||Feb 21, 2006||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US7021937 *||Apr 16, 2001||Apr 4, 2006||Viretek||Race car simulator|
|US7088133||Dec 13, 2005||Aug 8, 2006||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US7103429 *||Jun 7, 2002||Sep 5, 2006||Daimlerchrysler Ag||Universal computer architecture|
|US7131024||Sep 24, 2003||Oct 31, 2006||Altera Corporation||Multiple transmit data rates in programmable logic device serial interface|
|US7200536 *||Dec 28, 2001||Apr 3, 2007||Seos Limited||Simulator|
|US7272677||Aug 8, 2003||Sep 18, 2007||Altera Corporation||Multi-channel synchronization for programmable logic device serial interface|
|US7590768||Sep 23, 2005||Sep 15, 2009||Joseph Gormley||Control and interconnection system|
|US7596636||Sep 23, 2005||Sep 29, 2009||Joseph Gormley||Systems and methods for implementing a vehicle control and interconnection system|
|US7725199||Mar 2, 2005||May 25, 2010||Cummins Inc.||Framework for generating model-based system control parameters|
|US8046501||Sep 15, 2009||Oct 25, 2011||Joseph Gormley||Vehicle control and interconnection system|
|US8125104 *||Jul 9, 2009||Feb 28, 2012||Rockwell Automation Limited||Method and apparatus for power supply|
|US8469711||Sep 24, 2010||Jun 25, 2013||Advanced Training System Llc||System, method and apparatus for driver training of shifting|
|US8662892 *||Oct 12, 2011||Mar 4, 2014||Raytheon Company||Universal hands-on trainer (UHOT)|
|US8694328||Dec 13, 2007||Apr 8, 2014||Joseph Gormley||Vehicle customization and personalization activities|
|US8770980||Sep 24, 2010||Jul 8, 2014||Advanced Training System Llc||System, method and apparatus for adaptive driver training|
|US8894415||Sep 24, 2010||Nov 25, 2014||Advanced Training System Llc||System, method and apparatus for driver training|
|US9177486||May 21, 2013||Nov 3, 2015||Advanced Training System Llc||Shifter force detection|
|US20020032553 *||Apr 16, 2001||Mar 14, 2002||Barry Simpson||Race car simulator|
|US20020087296 *||Dec 28, 2001||Jul 4, 2002||Wynn Owen John Williams||Simulator|
|US20040032282 *||Aug 18, 2003||Feb 19, 2004||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US20040225415 *||Jun 7, 2002||Nov 11, 2004||Robert Newberry||Universal computer architecture|
|US20050212556 *||May 12, 2005||Sep 29, 2005||Altera Corporation||Programmable logic device with high speed serial interface circuitry|
|US20050233810 *||Jul 14, 2004||Oct 20, 2005||Yin-Liang Lai||Share-memory networked motion simulation system|
|US20060095605 *||Dec 13, 2005||May 4, 2006||Lee Chong H||Programmable logic device with high speed serial interface circuitry|
|US20060212140 *||Mar 2, 2005||Sep 21, 2006||Brackney Larry J||Framework for generating model-based system control parameters|
|US20070073908 *||Sep 23, 2005||Mar 29, 2007||Joseph Gormley||Control and interconnection system|
|US20070073944 *||Sep 23, 2005||Mar 29, 2007||Joseph Gormley||Systems and methods for implementing a vehicle control and interconnection system|
|US20070100515 *||Jul 3, 2006||May 3, 2007||Mcclure Donald H||Full Flight Phase Video Familiarization|
|US20090011389 *||Sep 16, 2008||Jan 8, 2009||Konstantin Sizov||Simplified portable in-the-vehicle road simulator|
|US20100010706 *||Jan 14, 2010||Joseph Gormley||Vehicle control and interconnection system|
|US20100079129 *||Apr 1, 2010||Thomas Bruce Meagher||Method and apparatus for power supply|
|US20110076649 *||Sep 24, 2010||Mar 31, 2011||Advanced Training System Llc||System, Method and Apparatus for Adaptive Driver Training|
|US20110076650 *||Sep 24, 2010||Mar 31, 2011||Advanced Training System Llc||System, Method and Apparatus for Driver Training|
|US20110076651 *||Sep 24, 2010||Mar 31, 2011||Advanced Training System Llc||System, Method and Apparatus for Driver Training of Shifting|
|US20130095452 *||Oct 12, 2011||Apr 18, 2013||Raytheon Company||Universal hands-on trainer (uhot)|
|USRE43619 *||Jun 7, 2002||Aug 28, 2012||Ramsle Technology Group Gmbh, Llc||Universal computer architecture|
|WO2007109625A2 *||Mar 19, 2007||Sep 27, 2007||Konstantin Sizov||Simplified portable in-the-vehicle road simulator|
|WO2015143528A1 *||Apr 4, 2014||Oct 1, 2015||Cae Inc.||A configurable simulator with a plurality of configurable modular cards|
|WO2015143529A1 *||Apr 4, 2014||Oct 1, 2015||Cae Inc.||A configurable simulator for performing a distributed simulation|
|U.S. Classification||434/69, 463/6, 434/71, 434/62, 703/8|
|International Classification||G09B9/05, G09B9/02|
|Cooperative Classification||G09B9/04, G09B9/05, G09B9/00, G09B9/02|
|European Classification||G09B9/00, G09B9/04, G09B9/05, G09B9/02|
|Mar 8, 2000||AS||Assignment|
|Jan 8, 2001||AS||Assignment|
|Jun 4, 2001||AS||Assignment|
|Feb 5, 2002||CC||Certificate of correction|
|Feb 1, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Feb 16, 2009||REMI||Maintenance fee reminder mailed|
|Aug 7, 2009||LAPS||Lapse for failure to pay maintenance fees|
|Sep 29, 2009||FP||Expired due to failure to pay maintenance fee|
Effective date: 20090807