|Publication number||US6285197 B2|
|Application number||US 09/127,329|
|Publication date||Sep 4, 2001|
|Filing date||Jul 31, 1998|
|Priority date||Jul 31, 1998|
|Also published as||US20010011893|
|Publication number||09127329, 127329, US 6285197 B2, US 6285197B2, US-B2-6285197, US6285197 B2, US6285197B2|
|Inventors||Marc S. Walker|
|Original Assignee||Philips Electronics North America Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Referenced by (30), Classifications (5), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
In common information-handling systems a signal is sent from a transmitter to a receiver. For example, a video signal, either digital or analog, is generated by a camera and transmitted to a video tape recorder. The signal is transmitted from the recorder using the tape to a video tape player. Then the video may be transmitted from the player through a cable television system to a television monitor. In another example, a disk drive may generate a digital signal that is transmitted to a port of a computer system and the computer system transmits the digital signal to another computer system through a computer network.
In many such information transmission systems, transmission errors may occur in reception due to a phenomenon referred to by those skilled in the art, as jitter. Jitter describes a particular type of dynamic timing error which occurs in the signal generation, in the transmitter, or in the transmission media. In jitter, the error is dynamic in that the level or amount of timing error varies with time. In jitter, the level of the timing error may vary randomly or periodically and the error usually varies around an ideal or correct timing. The speed or frequency with which the error varies may also change over time. In the arts of phonograph recording and playback and tape recording and playback, this jitter is sometimes referred to as wow or flutter.
Because jitter is generally undesirable in information transmission and often disabling, sophisticated information handling equipment such as transmitters and receivers often include apparatus to ameliorate or compensate for the effects of jitter so that the equipment operates correctly even when input signals include jitter. For example, a transmitter may include a system to reduce or eliminate jitter so that the transmitted signal jitters less than the input signal. A receiver may include circuitry to recognize jitter in the received signal and to modify the signal to eliminate or at least reduce the jitter or recognize signals despite jitter.
FIG. 1 shows a typical example of an existing jitter generation system 10. A jitter controller 11 is coupled to a frequency control input of a controllable oscillator 12 which provides a clock output depending on the input control signal. For example, the clock may be a voltage-controlled oscillator (VCO) which provides a clock signal at a frequency depending on an input voltage that depends on the jitter control. The result is that the clock output is phase or frequency modulated by the jitter control signal provided by the jitter control. The clock output is connected to the clock input of a test signal generator 13. Then the jitter generation system produces a test signal such as a sine wave or square wave with a frequency that deviates slightly with time depending on the voltage signal from the jitter generator.
Those skilled in the art are referred to U.S. Pat. Nos. 3,558,933 to Meyer, 4,797,586 to Traa, 5,175,454 to Murakami, 5,534,808 to Takaki, 5,572,159 to McFarland, and 5,777,501 to AbouSeido. These patents are related to digital delay lines.
The above citations are hereby incorporated herein in whole by reference.
Some test signal generation equipment does not have an input for a clock signal or does not provide stable operation when the clock signal is jittered. Most signal generators are designed and optimized to provide a stable signal, and destabilizing the clock signal to provide jittering often will not provide satisfactory jittering. The test output may become unjittered, irregular, or chaotically unstable.
When developing equipment or during production of equipment, especially digital or analog video and audio transmitters and receivers, it would be useful to test the equipment, or at least parts of the equipment, using actual signals such as sample audio or video signals that jitter. Then apparatus for reducing the effects of jitter could be developed that compensated for jitter that listeners or viewers found disturbing, rather than compensating for some theoretical wave pattern that may not even have the same effect on the equipment as an actual sample signal that is jittering. Equipment could more easily and reliably be designed and produced that operated correctly with jittering input. In the invention described herein, a test signal is produced for testing equipment. The test signal is modified by routing it through a variable delay circuit. A control signal is generated to control the variable delay circuit so that a delayed test signal jitters. The jittering test signal is used to test equipment to determine the effect of the jittering signal on the equipment.
The invention avoids the need for destabilizing the operation of the test signal generator. Existing signal generators do not have to be modified to utilize the invention since only the signal is modified after it is generated. This is possible because the invention allows separation between the initial signal generation and the jittering of the test signal. The invention also allows sample signals, such as video patterns, to easily be used as signal sources by subsequently jittering these signals for use as jittering test signal. For example a tape player can provide a stable test signal and a jitter unit can jitter the signal, and if desired, the jittering signal can be recorded and later played back to provide a jittering test signal. Depending on the design of the variable delay circuit and the type of testing required, it will be possible in some cases, to use the same delay unit for providing both jittering analog signals and jittering digital signals.
Other alternatives and advantages of applicant's inventions will be disclosed or become obvious to those skilled in the art by studying the following detailed description with reference to the following drawings which illustrate elements of the claimed inventions.
FIG. 1 is a block diagram that schematically illustrates an example of a prior art system for generating jittering signals.
FIG. 2 is a block diagram that shows an example system of the invention for providing jittering signals.
FIG. 3 schematically depicts a specific example of a variable delay unit of the system of FIG. 2.
FIG. 2 illustrates an example system 20 of the invention. A signal source 21 provides a stable non-jittering test signal. The signal may be a special test signal selected to fully test the electronic device or the signal may be a typical signal that the equipment is used for. The source may be a stable signal generator or the source may provide a sample of a signal typically used with the equipment from a signal storage device. For example, for testing a video receiver, the source may be a video tape recorder which provides a video signal. Such a video receiver may pass the received video signal to a monitor as the receiver is being tested, so that a testing technician can determine if the receiver is able to correct the jitter before passing the signal to the monitor.
The test signal is directed through a medium 22 to an input of a variable delay unit 23. Medium 22 may be an optic or electrical cable, a radio frequency broadcast, infrared or any other known media. The media may include a tape recorder and player to provide the signal at a different place or time. Variable delay unit 23 may be fabricated as a delay line having a variable signal delay or a multitude of fixed delay lines and a switch for selecting one of the fixed delay lines as described in more detail below. A voltage variable type delay line for analog signals may consist of, for example, a line with multiple series inductors, parallel voltage variable capacitors, and a voltage variable equalizer. A variable delay line for digital signals may consist of a cascade of digital elements such as logic gates, invertors, or amplifiers with the delay time adjusted by switching these elements in and out of the cascade. Fixed delay type delay lines may be simply a length of wire, for example, on a printed circuit board or a coil of coaxial cable for and electrical signal jitterer; or fiber optic cable for a signal jitterer for an optical signal. For more extended delays a fixed delay line may be, for example, a multitude of series inductive elements and parallel capacitive elements to ground. One type of fixed delay element is a coil wrapped in foil that is connected to ground. For longer delays acoustic delay devices convert an electrical signal to sound that is transmitted through air or glass and is then reconverted back into electrical signals. Instead of delay lines, digital signals (or digitally sampled analog signals) may utilize registers operated by delayed clock lines to provide a signal delay. Also, an analog signal may be digitally sampled at a high frequency, delayed in a buffer, and then converted back to analog form with any desired delay. In some cases delay may be provided by a programmed computer system through which the signal is routed. Those skilled in the art are aware of many methods for delaying signals and the specific selection of a delay method depends on the nature of the signal being delayed and the characteristics of the jittering to be applied to the signal. The specific selection may depend, for example, on whether the stable test signal is digital or analog, the frequency of the test signal, the frequency of change and level of the timing error, and the precision with which the wave form of the jittering signal has to match that of the original or underlying test signal.
A jitter control unit 24 generates a signal to control the delay of the variable delay unit. The signal represents the jitter characteristic to be tested for in terms of the frequency of the change in the delay and the level of delay or the phase difference between the test signal and the jittering signal. The jitter control signal is directed through media 25 to a delay control input of variable delay unit 23. Media 25 may be similar to media 22 described above in relation to the above stable test signal.
Characteristics of the jittering test signal that is output from the variable delay unit are dependent on the jitter control signal. That is, both the frequency of change in the delay and the level of delay or phase difference depend on the jitter control signal. The underlying signal of the jittering test signal, however, continues to be the originally generated test signal.
The jitter control unit may be a simple wave generator in which case the level of jitter may be defined by the waveform. Alternately, the generator may be a computer system that can be programmed to provide any desired jitter characteristics.
The jittering test signal is transmitted through medium 26 to electronic equipment that needs to be tested for jitter resistance. Medium 26 may be any medium as described above for medium 22.
FIG. 3 illustrate a specific example of the variable delay unit 23 shown in FIG. 2 which uses multiple fixed delay lines and a selection switch. The test signal is introduced through signal input 31 such as a cable connector. The signal is routed to the input ends of a multitude of delay lines 32-35. The number of delay lines depends on the exactness of delay and number of levels of delay required for testing the relevant electronic systems. In this specific example, one delay line may be a straight through line providing a minimum time delay. Each of the other delay lines 33-35 includes a delay element and each delay element provides a different delay. For example, the delays may increase linearly, exponentially, or sinusoidally as in 1 ms, 2 ms, 3 ms, 5 ms, 8 ms, etc. The delay line through which the signal is delivered and thus the delay, is selected using a switch unit 36 which connects only one of the delay lines to the delayed signal output 37 such as another cable connector. A delay control signal is introduced to the switch 36 through the delay control input such as a cable connector. The switch unit may be, for example, a matrix of transistors each controlled by a line of a delay control cable or the switch may include decoding to convert a few logic signal lines into a signal for a specific switch of a multitude of switches. Alternatively, if desired, a switch can be provided which is programmable. During operation the delay control signal will constantly switch connections between selected delay lines and the output. The delay line selection will constantly change in order to jitter the output signal. The jitter characteristics of the delayed output will depend on which delay lines are alternatively being connected to the output and how often the switches swap between the delay lines.
The best mode for making and using the invention has been described and the invention has been described with reference to specific embodiments with sufficient detail to enable any person skilled in the art to make and use the invention. Those skilled in the art may modify these embodiments or provide new embodiments within the spirit of the invention, and thus, the description does not limit the present invention to the disclosed embodiments. The invention is limited only by the following appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3558933||May 1, 1968||Jan 26, 1971||Ampex||Voltage variable delay line termination|
|US4797586||Nov 25, 1987||Jan 10, 1989||Tektronix, Inc.||Controllable delay circuit|
|US5175454||Feb 21, 1992||Dec 29, 1992||Sony Corporation||Programmable delay circuit having n-stage capacitance elements|
|US5191234 *||Dec 9, 1991||Mar 2, 1993||Sony Corporation||Pulse signal generator and cascode differential amplifier|
|US5534808||Jan 25, 1993||Jul 9, 1996||Konica Corporation||Signal delay method, signal delay device and circuit for use in the apparatus|
|US5572159||Nov 14, 1994||Nov 5, 1996||Nexgen, Inc.||Voltage-controlled delay element with programmable delay|
|US5777501||Apr 29, 1996||Jul 7, 1998||Mosaid Technologies Incorporated||Digital delay line for a reduced jitter digital delay lock loop|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6709171 *||Apr 19, 2002||Mar 23, 2004||Cam Watch Systems, Inc.||Temporary surveillance system|
|US6850712 *||May 31, 2000||Feb 1, 2005||Lucent Technologies Inc.||Optical fiber transmission system with polarization multiplexing to reduce stimulated brillouin scattering|
|US7095264 *||Dec 2, 2003||Aug 22, 2006||International Business Machines Corporation||Programmable jitter signal generator|
|US7267496||Feb 24, 2005||Sep 11, 2007||Cam Guard Systems, Inc.||Temporary surveillance system|
|US7363563 *||Dec 6, 2004||Apr 22, 2008||Pmc-Sierra, Inc.||Systems and methods for a built in test circuit for asynchronous testing of high-speed transceivers|
|US7429139||Jun 27, 2007||Sep 30, 2008||Cam Guard Systems, Inc.||Temporary surveillance system|
|US7465108||Feb 19, 2004||Dec 16, 2008||Cam Guard Systems, Inc.||Temporary surveillance system|
|US7516374 *||Jun 21, 2006||Apr 7, 2009||Via Technologies Inc.||Testing circuit and related method of injecting a time jitter|
|US7724811 *||Sep 26, 2006||May 25, 2010||Advantest Corporation||Delay circuit, jitter injection circuit, and test apparatus|
|US8533518||Jan 7, 2011||Sep 10, 2013||Anue Systems, Inc.||Systems and methods for precise timing measurements using high-speed deserializers|
|US8683254||Jan 7, 2011||Mar 25, 2014||Anue Systems, Inc.||Systems and methods for precise event timing measurements|
|US8788867||Jan 7, 2011||Jul 22, 2014||Anue Systems, Inc.||Systems and methods for playback of detected timing events|
|US8850259||Jan 7, 2011||Sep 30, 2014||Anue Systems, Inc.||Systems and methods for precise generation of phase variation in digital signals|
|US9485125||Jun 16, 2014||Nov 1, 2016||Raytheon Company||Dynamically reconfigurable channelizer|
|US9588213||Feb 18, 2014||Mar 7, 2017||Raytheon Company||Analog signal processing method for accurate single antenna direction finding|
|US9590760 *||Jun 3, 2014||Mar 7, 2017||Raytheon Company||Analog RF memory system|
|US9645972||Jul 1, 2014||May 9, 2017||Raytheon Company||Butterfly channelizer|
|US20030041294 *||Apr 29, 2002||Feb 27, 2003||Agilent Technologies, Inc.||Jitter generation with delay unit|
|US20040258404 *||Feb 19, 2004||Dec 23, 2004||Brown Stephen F.||Temporary surveillance system|
|US20050116759 *||Dec 2, 2003||Jun 2, 2005||Jenkins Keith A.||Programmable jitter signal generator|
|US20050226610 *||Feb 24, 2005||Oct 13, 2005||Wesselink Richard H||Temporary surveillance system|
|US20070061658 *||Jun 21, 2006||Mar 15, 2007||Jimmy Hsu||Testing Circuit and Related Method of Injecting a Time Jitter|
|US20070248352 *||Jun 27, 2007||Oct 25, 2007||Cam Guard Systems, Inc.||Temporary surveillance system|
|US20080012941 *||Jun 27, 2007||Jan 17, 2008||Cam Guard Systems, Inc.||Temporary surveillance system|
|US20080092000 *||Sep 26, 2006||Apr 17, 2008||Kiyotaka Ichiyama||Delay circuit, jitter injection circuit, and test apparatus|
|US20080100707 *||Jun 27, 2007||May 1, 2008||Cam Guard Systems, Inc.||Temporary surveillance system|
|US20080211905 *||Jun 27, 2007||Sep 4, 2008||Cam Guard Systems, Inc.||Temporary surveillance system|
|US20150349914 *||Jun 3, 2014||Dec 3, 2015||Raytheon Company||Analog rf memory system|
|CN103325401A *||Jun 27, 2013||Sep 25, 2013||Tcl通力电子（惠州）有限公司||Method and system for adjusting audio frequency jitter|
|CN103325401B *||Jun 27, 2013||Apr 12, 2017||Tcl通力电子（惠州）有限公司||音频抖动的调整方法及系统|
|U.S. Classification||324/603, 324/76.54|
|Jul 31, 1998||AS||Assignment|
Owner name: PHILIPS ELECTRONICS NORTH AMERICA CORP., NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WALKER, MARC S.;REEL/FRAME:009366/0416
Effective date: 19980729
|Jan 28, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Feb 11, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Apr 15, 2013||REMI||Maintenance fee reminder mailed|
|Aug 6, 2013||FPAY||Fee payment|
Year of fee payment: 12
|Aug 6, 2013||SULP||Surcharge for late payment|
Year of fee payment: 11