|Publication number||US6287892 B1|
|Application number||US 09/460,375|
|Publication date||Sep 11, 2001|
|Filing date||Dec 13, 1999|
|Priority date||Apr 17, 1997|
|Also published as||US6025648|
|Publication number||09460375, 460375, US 6287892 B1, US 6287892B1, US-B1-6287892, US6287892 B1, US6287892B1|
|Inventors||Nobuaki Takahashi, Yoshitaka Kyougoku, Katsumasa Hashimoto, Shinichi Miyazaki|
|Original Assignee||Nec Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (28), Referenced by (45), Classifications (21), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a division of application Ser. No. 09/061,165, filed Apr. 16, 1998, now U.S. Pat. No. 6,025,648.
1. Field of the Invention
The present invention relates to a semiconductor device, and more specifically to a semiconductor device having a three-dimensionally laminate structure of a bare chip on a substrate.
2. Description of Related Art
To achieve higher density, compactness, and larger capacity in a semiconductor chip, particularly with regard to packaging of semiconductor memory devices, the method of three-dimensional lamination of chips is widely used. By using this structure, it is possible to achieve a great reduction in mounting surface area.
However, when three-dimensional mounting is done, because differences in coefficients of thermal expansion, stress and strain caused by thermal history, and subsequent failed connections can occur. In applications to spacecraft, it is necessary to consider immunity to vibration and shock as well, and several related methods have been proposed.
For example, as noted in Japanese Unexamined Patent Publication No. 6-275775 and shown in FIG. 3, there is a structure in which a chip 2 is mounted to a TAB (tape automated bonding) tape, to form a TAB device, this having a three layer laminated structure (17A through 17C) mounted on a motherboard 19.
In FIG. 3, the chip 2 is connected to carrier 10 via the lead 11 by a bump 13 or by the flip-chip method. The TAB tape side part of the chip 2 is covered by a protective resin 12. The TAB device is mounted on a module plate 14. The module plate 14 is made from a material that has good resistance to heat and that has as good a thermal conductivity as possible.
When-mounting the TAB device to the module plate 14, the TAB device is mounted within the depression 15 of the module plate 14, so that the rear surface of the chip 2 makes contact with the inside surface of the depression 15, using an adhesive material 6 that has good thermal conductivity. The outer lead part of the lead 11 of the TAB device is connected to a connection pattern on the outer surface of the module plate 14, thereby forming the module units 17A through 17C, which are made of TAB devices and module plates 14.
A plurality of modular units 17A through 17C are laminated with an intervening shock-absorbing element 18 therebetween. Because the shock-absorbing elements 18 are made of an anistropic electrically conductive resin or an anisotropic electrically conductive rubber and are configured so that there is conduction only in the up/down direction, the laminated modular units are electrically connected. By virtue of the above-noted structure, the shock-absorbing elements 18 absorb externally applied shock and vibration, thereby providing an improvement in the vibration immunity of the device.
Other prior art is disclosed in the Japanese Patent Publication H2-42739. As shown in FIG. 4(a), a elastic adhesive material layer 20 is formed on an insulating substrate 1. Pads 21 and a wiring pattern are formed on top of this elastic adhesive material layer 20. Next, a chip 2 is connected to the top of the pads 21 by means of the bumps 22.
As shown in FIG. 4(b), after forming an elastic adhesive material layer 20 on the top of an insulating substrate 1, parts other than the pads 21 and the wiring pattern are removed by etching. Then, a chip 2 is connected to the top of the remaining pads 21 using the bumps 22.
By adopting a structure such as described above, the elastic adhesive material layer 20 acts as a shock-absorbing layer which intervenes between the chip 2 and the substrate 1, thereby improving the connection reliability therebetween.
In the prior art that was disclosed in the Japanese Unexamined Patent Publication No. 6-275775, modular units are laminated and the material used for the purpose of making electrical connections therebetween is an anisotropic electrically conductive resin or an anisotropic electrically conductive rubber. In general, anisotropic electrically conductive resin and anisotropic electrically conductive rubber present the problem of having a large electrical resistance compared with a metal, thereby making actual low-voltage applications, particularly to memory chips, difficult.
In the prior art that is noted in the Japanese Patent Publication H2-42739, solder is used for the connection between the substrate and the chip, and it is realistic to use flux for the purpose of making a reliable connection therebetween. However, if there are residual halogen ions remaining in the flux, it is known that an adverse affect will result on the bare chip.
For this reason, it is desirable to avoid the use of solder in precision equipment such as that used in spacecraft, and to use a material such as gold or the like which does not require flux. In the case of making a flip-chip connection using bumps made of gold, it is necessary to apply force and vibration as well as heat. When this is done, to achieve a reliable connection, it is necessary for the land to have some degree of hardness.
However, in the above-noted prior art, it is difficult to make a connection a bump made of gold or the like with a land on the substrate, because an elastic adhesive material is provided immediately below the land. Additionally, the manufacturing process is complex, and the cost is high.
In view of the above-described drawbacks in the prior art, an object of the present invention is to provide a semiconductor device capable of improving immunity to vibration and shock and having an extremely simple structure.
Accordingly, the object of the present invention is to provide a semiconductor device in which when a plurality of substrates are stacked, the connecting portion can be made with a greater electrical conductivity and can be driven with a relatively lower voltage level.
To achieve the above-noted object, the present invention is a method of producing semiconductor device having a laminated structure in which a plurality of substrates on one of surfaces of which semiconductor chips are mounted, are laminated and mutually connected electrically to each other, said structure comprising a shock-absorbing material which can absorb shock and vibration disposed between an upper surfaces of said semiconductor chip and another surface of said substrate opposite to said surface thereof.
The present invention includes a method for producing a semiconductor device having laminated structure in which a plurality of substrates on one of surfaces of which semiconductor chips are mounted, are laminated and mutually connected electrically to each other, said method comprising the steps of; a first step of forming a metallic bump on a surface of semiconductor device; a second step of coating a pad portion of said substrate with the metal so as to assemble said semiconductor chip with said substrate; a third step of connecting said semiconductor device to said substrate utilizing a flip-chip method; a fourth step of sealing the connecting portion of said connected portion with sealing resin; a fifth step of disposing solder bumps between said substrate each being made in said third step and stacking a plurality of said substrates each other; a sixth step of electrically connecting said stacked substrates with each other; and a seventh step of filling a shock-absorbing material which can absorb shock and vibration, between an upper surface of said semiconductor chip and another surface.
According to the present invention, a semiconductor device having a laminated construction is provided which includes a first substrate and a second substrate onto which chips are mounted, the above-noted second substrate being mounted on the above-noted first substrate, and a shock-absorbing material being provided between the front surface of the semiconductor chip on the first substrate and the rear surface of the second substrate.
A feature of the present invention is that the above-noted first and second substrates are mutually connected by means of bumps that are metal electrodes, and that the space between the above-noted laminated substrates is filled with the above-noted shock-absorbing material.
The effect of the present invention is that, by providing a elastic shock-absorbing material between the substrates onto which chips have been laminated and mounted, vibration and shock which are applied externally are absorbed, thereby improving the immunity to vibration and shock.
FIG. 1 is a cross-sectional view of the mounting structure of a semiconductor device according to one embodiment of the present invention.
FIG. 2 is a cross-sectional view of the mounting structure of a semiconductor device according to another embodiment of the present invention.
FIG. 3 is a cross-sectional view of a mounting structure of a semiconductor device in the prior art.
FIGS. 4(a) and 4(b) are cross-sectional views of a mounting structure of a semiconductor device in the prior art.
Embodiments of present invention are described below, with reference being made to the relevant accompanying drawings.
FIG. 1 is a cross-sectional view of the mounting structure of a semiconductor device according to one embodiment of the present invention. The method of fabrication thereof will be described below, with reference being made to FIG. 1. A substrate 1 made of, for example alumina or ceramic or the like, onto which internal pads 4 and a wiring pattern are formed and a chip 2 on which the gold bumps 3 are formed are flip-chip connected. The gold bumps 3 are fabricated by the ball method, for example, using gold wire.
On the internal pads 4 on the substrate side, to assure a reliable connection by the gold bumps 3, gold is formed to a thickness of 1 to 5 μm beforehand, using either plating or sputtering. When the flip-chip connection is made, the application of heat and pressure or vibration are both used to effect a hot-press bond. Then, a sealing resin 6 is injected between the chip 2 and the substrate 1, and the connected portion C of gold bump 3 is covered with resin 6, and this resin 6 is cured to make a seal.
Then, a shock-absorbing material layer 8 which has elasticity is provided on the chip surface 9, and semi-cured. A shock-absorbing material for the present invention is made from silicone resin or epoxy resin or the like which has elasticity. On the external pads 5 on the substrate 1 on which the chip 2 is mounted, bumps 7 for lamination are formed. The lamination bumps 7 are formed, for example, by placing lead-tin solder balls on the external pads 5 using the viscosity of flux or the like, and heating so as to fuse them. The height of the thus-formed bumps 7 is made at least higher than the height from the surface of the substrate 1 to the surface of the shock-absorbing material layer 8, by selecting the solder ball size.
Next, a plurality of substrates 1 onto which the chip 2 is mounted are laminated, reflow is used to melt the solder to make all connections at one time. Simultaneously with this, the shock-absorbing material layer 8 is completely cured, thereby forming the mounting structure for the semiconductor that is shown in FIG. 1. Resin can also be injected after the lamination process to form the shock-absorbing material layer 8.
By adopting the above-described semiconductor mounting structure, because there is a elastic shock-absorbing material layer 8 made of resin between the chip upper surface 9 and the substrate 1, externally applied vibration and shock are absorbed, thereby improving the immunity to vibration and shock. Additionally, because connections between substrates 1 are made by means of metal (solder) bumps 7, the electrical resistance is low. Additionally, because there is no elastic layer under the internal pads 4 of the substrate, it is possible to establish a good connection between the chip 2 and the substrate 1 by means of bumps made of gold or the like.
Although the example described is that of using gold bumps to connect the chip 2 to the substrate 1, it is also possible to use solder bumps or the like.
FIG. 2 is a cross-sectional view of the mounting structure of a semiconductor device according to another embodiment of the present invention. A substrate 1 on which are formed internal pads 4 and a wiring pattern and a chip 2 are flip-chip connected. On the internal pads of the substrate 1, to assure a reliable connection by gold bumps 3, gold layer is formed to a thickness of 1 to 5 μm beforehand, using either plating or sputtering. When the flip-chip connection is made, the application of heat and pressure or vibration are both used to effect a hot-press bond.
Then a resin 6 for sealing is injected between the chip 2 and the substrate 1, and is cured. Then on the external pads 5 on the substrate on which the chip 2 is mounted, bumps 7 for lamination are formed. The lamination bumps 7 are formed from, for example, lead-tin solder. Next, a plurality of substrates 1 onto which chips 2 have been mounted is laminated, and reflow is used to melt to solder to make all connections at one time. Next, an elastic resin is injected to fill the space between each substrate 1, this is caused to be cured, so as to form the shock-absorbing material layer 8, thereby obtaining the semiconductor mounting structure that is shown in FIG. 2.
In the case in which it is not possible to sufficiently inject resin in the space between the bottom surface of the substrate 1 and the top surface 9 of the chip because this space is too narrow, after forming the substrates 1 having the chip 2 in the same manner as the first embodiment, a elastic resin is injected in the space between the substrates 1, this being used as the shock-absorbing material layer 8, thereby obtaining the semiconductor mounting structure that is shown in FIG. 2.
By adopting the above-noted semiconductor mounting structure, because there is an elastic shock-absorbing material layer 8 between each of the laminated substrates, externally applied vibration and shock are absorbed, thereby improving the immunity to vibration and shock. Additionally, because connections between substrates 1 are made by means of metal (solder), the electrical resistance is low. Additionally, because there is no elastic layer under the internal pads 4 of the substrate, it is possible to establish a good connection between the chip 2 and the substrate 1 by means of bumps made of gold or the like.
Although the example described is that of using gold bumps to connect the chip 2 to the substrate 1, it is also possible to use solder bumps or the like.
According to the present invention as is described above, because an elastic shock-absorbing material is provided between substrates already having chips mounted to them which are laminated and connected, externally applied vibration and shock are absorbed such that immunity to vibration and shock is improved. The present invention is able to use three-dimensionally laminated modules for applications such as space craft and vehicles, which are subject to vibration and shock.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4709468 *||Jan 31, 1986||Dec 1, 1987||Texas Instruments Incorporated||Method for producing an integrated circuit product having a polyimide film interconnection structure|
|US5001542||Nov 30, 1989||Mar 19, 1991||Hitachi Chemical Company||Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips|
|US5404044||Nov 17, 1993||Apr 4, 1995||International Business Machines Corporation||Parallel process interposer (PPI)|
|US5600541||Aug 3, 1995||Feb 4, 1997||Hughes Aircraft Company||Vertical IC chip stack with discrete chip carriers formed from dielectric tape|
|US5715144||May 24, 1996||Feb 3, 1998||International Business Machines Corporation||Multi-layer, multi-chip pyramid and circuit board structure|
|US5727310||Jun 11, 1996||Mar 17, 1998||Sheldahl, Inc.||Method of manufacturing a multilayer electronic circuit|
|US5786635||Dec 16, 1996||Jul 28, 1998||International Business Machines Corporation||Electronic package with compressible heatsink structure|
|US5790384||Jun 26, 1997||Aug 4, 1998||International Business Machines Corporation||Bare die multiple dies for direct attach|
|US5798567||Aug 21, 1997||Aug 25, 1998||Hewlett-Packard Company||Ball grid array integrated circuit package which employs a flip chip integrated circuit and decoupling capacitors|
|US5801448||Apr 30, 1997||Sep 1, 1998||Micron Technology, Inc.||Conductive lines on the back side of wafers and dice for semiconductor interconnects|
|US5805422||Aug 15, 1997||Sep 8, 1998||Nec Corporation||Semiconductor package with flexible board and method of fabricating the same|
|US5825080||Dec 18, 1996||Oct 20, 1998||Atr Optical And Radio Communications Research Laboratories||Semiconductor device provided with surface grounding conductor for covering surfaces of electrically insulating films|
|US5834848||Dec 2, 1997||Nov 10, 1998||Kabushiki Kaisha Toshiba||Electronic device and semiconductor package|
|US5883426||Apr 18, 1997||Mar 16, 1999||Nec Corporation||Stack module|
|US5994166 *||Mar 10, 1997||Nov 30, 1999||Micron Technology, Inc.||Method of constructing stacked packages|
|US6025648 *||Apr 16, 1998||Feb 15, 2000||Nec Corporation||Shock resistant semiconductor device and method for producing same|
|US6051878 *||Jan 19, 1999||Apr 18, 2000||Micron Technology, Inc.||Method of constructing stacked packages|
|US6143590 *||Jan 11, 1999||Nov 7, 2000||Fujitsu Limited||Multi-chip semiconductor device and method of producing the same|
|US6147401 *||Feb 8, 2000||Nov 14, 2000||Tessera, Inc.||Compliant multichip package|
|US6222265 *||Dec 17, 1999||Apr 24, 2001||Micron Technology, Inc.||Method of constructing stacked packages|
|JP2000286380A *||Title not available|
|JPH0242739A||Title not available|
|JPH03270030A||Title not available|
|JPH03278511A||Title not available|
|JPH04280667A||Title not available|
|JPH06275775A||Title not available|
|JPH07183426A||Title not available|
|JPH08236694A||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6477058 *||Jun 28, 2001||Nov 5, 2002||Hewlett-Packard Company||Integrated circuit device package including multiple stacked components|
|US6479321 *||Mar 23, 2001||Nov 12, 2002||Industrial Technology Research Institute||One-step semiconductor stack packaging method|
|US6503778 *||Sep 27, 2000||Jan 7, 2003||Sony Corporation||Thin film device and method of manufacturing the same|
|US6548330 *||Nov 17, 2000||Apr 15, 2003||Sony Corporation||Semiconductor apparatus and method of fabricating semiconductor apparatus|
|US6590281 *||Jan 30, 2002||Jul 8, 2003||Siliconware Precision Industries Co., Ltd.||Crack-preventive semiconductor package|
|US6714418 *||Nov 1, 2002||Mar 30, 2004||Infineon Technologies Ag||Method for producing an electronic component having a plurality of chips that are stacked one above the other and contact-connected to one another|
|US6764880||Jun 5, 2003||Jul 20, 2004||Siliconware Precision Industries Co., Ltd.||Semiconductor package and fabricating method thereof|
|US7276784 *||Oct 11, 2005||Oct 2, 2007||Kabushiki Kaisha Toshiba||Semiconductor device and a method of assembling a semiconductor device|
|US7323358||Aug 13, 2003||Jan 29, 2008||Hewlett-Packard Development Company, L.P.||Method and system for sizing a load plate|
|US7420814 *||Apr 7, 2005||Sep 2, 2008||Samsung Electronics Co., Ltd.||Package stack and manufacturing method thereof|
|US7427810||Mar 11, 2005||Sep 23, 2008||Oki Electric Industry Co., Ltd.||Semiconductor device including semiconductor element mounted on another semiconductor element|
|US7501696 *||Jul 25, 2005||Mar 10, 2009||Shinko Electric Industries Co., Ltd.||Semiconductor chip-embedded substrate and method of manufacturing same|
|US7545031 *||Mar 30, 2006||Jun 9, 2009||Stats Chippac Ltd.||Multipackage module having stacked packages with asymmetrically arranged die and molding|
|US7592690||Mar 11, 2005||Sep 22, 2009||Oki Semiconductor Co., Ltd.||Semiconductor device including semiconductor elements mounted on base plate|
|US7663249 *||Aug 25, 2006||Feb 16, 2010||Unimicron Technology Corp.||Embedded chip package structure|
|US7723832||Sep 9, 2003||May 25, 2010||Oki Semiconductor Co., Ltd.||Semiconductor device including semiconductor elements mounted on base plate|
|US7777328 *||Jul 25, 2008||Aug 17, 2010||Ibiden Co., Ltd.||Substrate and multilayer circuit board|
|US7932593||Apr 30, 2009||Apr 26, 2011||Stats Chippac Ltd.||Multipackage module having stacked packages with asymmetrically arranged die and molding|
|US8008129||Aug 30, 2011||Oki Semiconductor Co., Ltd.||Method of making semiconductor device packaged by sealing resin member|
|US8288205||Mar 19, 2008||Oct 16, 2012||Stats Chippac Ltd.||Package in package system incorporating an internal stiffener component|
|US8486728||Aug 8, 2011||Jul 16, 2013||Oki Semiconductor Co., Ltd.||Semiconductor device including semiconductor elements mounted on base plate|
|US8779570||Mar 19, 2008||Jul 15, 2014||Stats Chippac Ltd.||Stackable integrated circuit package system|
|US8927391 *||May 27, 2011||Jan 6, 2015||Taiwan Semiconductor Manufacturing Company, Ltd.||Package-on-package process for applying molding compound|
|US20040046256 *||Sep 9, 2003||Mar 11, 2004||Shinji Ohuchi||Semiconductor device and method of manufacturing semiconductor device including semiconductor elements mounted on base plate|
|US20040247925 *||Jun 6, 2003||Dec 9, 2004||Cromwell Stephen Daniel||Method and system for adjusting a curvature of a load plate based on a target load|
|US20040262728 *||Jun 30, 2003||Dec 30, 2004||Sterrett Terry L.||Modular device assemblies|
|US20050156298 *||Mar 11, 2005||Jul 21, 2005||Shinji Ohuchi||Semiconductor device including semiconductor elements mounted on base plate|
|US20050167834 *||Mar 11, 2005||Aug 4, 2005||Shinji Ohuchi||Semiconductor device including semiconductor element mounted on another semiconductor element|
|US20060022332 *||Jul 25, 2005||Feb 2, 2006||Tetsuya Koyama||Semiconductor chip-embedded substrate and method of manufacturing same|
|US20060076665 *||Apr 7, 2005||Apr 13, 2006||Jae-Hong Kim||Package stack and manufacturing method thereof|
|US20060079020 *||Oct 11, 2005||Apr 13, 2006||Shoko Omizo||Semiconductor device and a method of assembling a semiconductor device|
|US20060087020 *||Oct 20, 2005||Apr 27, 2006||Matsushita Electric Industrial Co., Ltd.||Semiconductor device and method for producing the same|
|US20060151206 *||Jan 4, 2006||Jul 13, 2006||Sharp Kabushiki Kaisha||Semiconductor device and manufacturing method therefor|
|US20060226528 *||Mar 30, 2006||Oct 12, 2006||Stats Chippac Ltd.||Multipackage module having stacked packages with asymmetrically arranged die and molding|
|US20070290366 *||Aug 25, 2006||Dec 20, 2007||Unimicron Technology Corp.||Embedded chip package structure and fabricating method thereof|
|US20070292989 *||Jul 19, 2007||Dec 20, 2007||Kabushiki Kaisha Toshiba||Semiconductor device and a method of assembling a semiconductor device|
|US20080277729 *||Jul 21, 2008||Nov 13, 2008||Harald Gossner||Electrostatic discharge protection element|
|US20080277776 *||Jul 25, 2008||Nov 13, 2008||Ibiden Co., Ltd.||Substrate and multilayer circuit board|
|US20090166889 *||Dec 31, 2007||Jul 2, 2009||Rajen Murugan||Packaged integrated circuits having surface mount devices and methods to form packaged integrated circuits|
|US20090268422 *||Oct 29, 2009||Bailey Mark J||Scalable electronic package assembly for memory devices and other terminated bus structures|
|US20120085575 *||Apr 25, 2011||Apr 12, 2012||Nobuhiro Yamamoto||Electronic Apparatus Manufacturing Method, Electronic Component, and Electronic Apparatus|
|US20120299181 *||May 27, 2011||Nov 29, 2012||Taiwan Semiconductor Manufacturing Company, Ltd.||Package-on-Package Process for Applying Molding Compound|
|CN102110672A *||Apr 14, 2010||Jun 29, 2011||南茂科技股份有限公司||Chip-stacked package structure and method for manufacturing the same|
|CN102110672B||Apr 14, 2010||Dec 12, 2012||南茂科技股份有限公司||Chip-stacked package structure and method for manufacturing the same|
|EP1875503A2 *||Feb 23, 2006||Jan 9, 2008||Freescale Semiconductor||Structure for stacking an integrated circuit on another integrated circuit|
|U.S. Classification||438/107, 438/109, 257/E25.023, 438/126|
|International Classification||H01L25/18, H01L25/11, H01L25/07, H01L25/065, H01L25/10|
|Cooperative Classification||H01L2224/32225, H01L25/105, H01L2924/15331, H01L2924/15311, H01L2224/73253, H01L2924/01079, H01L2224/73204, H01L2924/01078, H01L2224/16225, H01L2225/1058, H01L2225/1023|
|Jun 11, 2002||CC||Certificate of correction|
|Feb 17, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Feb 11, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Feb 13, 2013||FPAY||Fee payment|
Year of fee payment: 12
|Jan 28, 2015||AS||Assignment|
Owner name: GODO KAISHA IP BRIDGE 1, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:034834/0806
Effective date: 20141101