|Publication number||US6324628 B1|
|Application number||US 09/379,711|
|Publication date||Nov 27, 2001|
|Filing date||Aug 24, 1999|
|Priority date||Aug 24, 1999|
|Publication number||09379711, 379711, US 6324628 B1, US 6324628B1, US-B1-6324628, US6324628 B1, US6324628B1|
|Inventors||Victor G. Chan|
|Original Assignee||Trimble Navigation Limited|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (1), Referenced by (61), Classifications (6), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates generally to the field of computer systems. Specifically, the present invention relates to an implementation of a limited access device.
2. Description of the Related Art
To enhance data security in digital processing systems, closed or limited access devices to secure data access have become increasingly popular. Such closed or limited access devices, hereinafter referred to as closed devices, are particularly useful in certain military as well as government applications. A closed device is generally enclosed in a sealed chamber typically formed by metal, composite materials, or chemical coatings that are tamper resistant.
Like a typical digital processing system, a closed device generally contains a plurality of components, such as processor and memory chips. These chips may be mounted on a multi-chip module (“MCM”).
However, once the MCM is sealed in the chamber, it is almost impossible to access the components except through a limited number of I/O (“input and output”) ports. A MCM will not function correctly if data stored in a memory chip is corrupted. Because a sealed MCM is protected from external access, the MCM may have to be disposed of if the data stored in a memory chip of the MCM is corrupted.
A method and a system for reprogramming a closed device are described. In one embodiment, the system contains an external memory coupled to a closed device. The closed device includes a processor, an internal memory, a select control circuit, an internal data bus, and an external data bus. The internal memory, which is coupled to the processor, is not accessible except through predefined input and output ports of the select control circuit, which are accessible external to the closed device.
The select control circuit selects the external memory as primary memory in response to assertion of a control signal and selects the internal memory as primary memory in response to deassertion of the same control signal. In one embodiment, the primary memory stores programs, such as instructions, machine check handlers, and control code. The internal data bus transports data within the closed device, which includes the internal memory and the select control circuit, and the external data bus transports data between the select control circuit and the external memory.
The objects, features and advantages of the present invention will be apparent to one skilled in the art from the following detailed description in which:
FIG. 1 is a block diagram illustrating one embodiment of a system including a closed device.
FIG. 2 is a block diagram illustrating one embodiment of a closed device and an external memory.
FIG. 3 is a flow chart illustrating the teachings of one embodiment of a process of selecting a primary memory in accordance with the present invention.
FIG. 4 is a flow chart illustrating one embodiment of programming a closed device in accordance with the teachings of the present invention.
A method and a system for accessing a closed device are disclosed. In the following description numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well known materials or methods have not been described in detail in order to avoid obscuring the present invention.
In one embodiment, a system contains an external program memory and a closed device. The closed device contains an internal program memory. The program memory may store the operating system code, machine check handlers, and diagnostic code. To enhance system security, the closed device is physically enclosed in a sealed chamber so that alteration of internal memory must follow certain procedure. It should be noted that after the chamber is sealed, it may be difficult to update data stored in the internal memory if the program stored in the internal memory is corrupted. However, in one embodiment, a mechanism is provided to update the internal corrupted program memory after the chamber is sealed.
FIG. 1 illustrates an embodiment of a closed system 100. It should be noted that close system 100 may include additional logic, processing components, and/or storage components not essential to the understanding of the present invention. The system 100 includes a RAM (“random access memory”) data memory 110, a ROM (“read only memory”) program memory 112, and a closed device 102. In the present embodiment, RAM data memory 110 stores yellow and green data and ROM program memory 112 stores additional yellow and green program memory. The color code is used to indicate a security level. In one embodiment, the yellow/green color code represents a security level for users while the red color code represents a security level for supervisors. In another embodiment, green/yellow functions may only access green/yellow data and red functions can access green, yellow, and red data. It should be realized that the color codes are noted for purposes of discussion only and the present invention is not limited to devices that implement color coded access as discussed above.
A data bus 150 is used to transport data among RAM data memory 110, ROM program memory 112, and the closed device 102. An address bus 152, driven by processor 130, transfers addresses among RAM data memory 110, ROM program memory 112, and various components inside closed device 102. In one embodiment, RAM data memory 110 and ROM program memory 112 may be included in one memory device. In this embodiment, the memory device contains a first bank or portion, which is allocated for RAM data memory 110, and a second bank or portion, which is allocated for ROM program memory 112. It should be noted that in one embodiment ROM program memory 112 may be flash memories.
Closed device 102 includes a tamper resistance boundary. In one embodiment, the tamper resistance boundary is implemented by enclosing the device 102 in a sealed chamber. In one embodiment, closed device 102 includes a color enforcer 120, a ROM program memory 122, a RAM red data memory 124, and a processor 130. Processor 130 may be any microprocessor, such as Motorola 68020™ or PowerPC™. In one embodiment, processor 130 is configured to operate at one of two privilege levels: user and supervisor levels. Processor 130 is connected to color enforcer 120 via an internal data/control bus 154.
Color enforcer 120 provides system security. Color enforcer 120 may be a programmable logic device, including, but not limited to an EPLD (“electric programmable logic device”) or an ASIC (“asynchronous integrated circuit”) device. In one embodiment, color enforcer 120 is a secured access circuit that controls data access within the system. For example, the color enforcer 120 may be configured to control memory access wherein green/yellow functions can only access green/yellow data memories and red functions can access green/yellow/red data memories.
In another embodiment, color enforcer 120, also referred to herein as a select control circuit, provides control logic that allows data bus 150 and data/control bus 154 to be connected or isolated. By selectively connecting data bus 150 and data/control bus 154, ROM program memory 122 can be updated. As shown in FIG. 1, ROM program memory 122 may receive updated data from ROM program memory 112 via internal data/control bus 154, color enforcer 120, and data bus 150. Color enforcer 120 also receives data from or transmits data to the external memory, e.g., memory 110, 112. Consequently, processor 130 and color enforcer 120 controls the data transfer between ROM program memory 112 and ROM program memory 122.
Internal bus 154 is coupled with processor 130, color enforcer 120, and ROM program memory 122 and RAM red data memory 124. In one embodiment, internal bus 154 is used to transfer control signals between processor and color enforcer 120. Moreover, color enforcer 120 is further connected to an external control line 134, which transmits a program memory signal. The program memory signal selects either the internal or external program memory as the primary memory for processor 130 to execute instructions.
FIG. 2 is a simplified block diagram illustrating a connection of the external memory 240 to the internal memory 222 through the select control logic 230. Processor 220, internal memory 222 and select control logic 230 are located in a closed device 204. In one embodiment, external memory 240 is a ROM or a flash ROM. External memory 240 is connected to an address bus 252, an external data bus 256, a chip select (“CS”) signal line 269, a read (“RD”) signal line 260, and a write (“WR”) signal line 262. It should be noted that other signals, such as clock signals, may also be coupled to memory 240, but are not included herein for the purposes of discussion.
Closed device 204 may be physically enclosed in a tamper resistance material or a chamber or secured in some other manner in order to prevent unauthorized access or alteration. Closed device 204 includes a processor 220, an internal memory 222 and a select control logic 230. Address bus 252 is connected with processor 220, internal memory 222, and external memory 240. Internal data bus 254 is coupled with processor 220, internal memory 222, and select control logic 230. External data bus 256 is coupled with select control logic 230 and external memory 240. Moreover, a chip select 0 signal line (“CS—0”) 264 and chip select 1 signal line (“CS—1”) 266 are coupled with access logic 230 and processor 220. Internal and external memories 222, 240 receive two separate CS signal lines from logic 230 via signal lines 268 and 269, respectively.
Select control logic 230 also receives a program memory signal 270. Program memory signal 270 is generated outside of closed device 204. The program memory signal 270 is used to select either the internal or the external memory as the primary memory. Select control logic 230 controls data transfer between processor 220 and external memory 240 and between processor 220 and internal memory 222. For example, to transfer data from external memory 240 to internal memory 222, processor 220 reads data from external memory 240. Select control logic 230 subsequently allows data buses 254 and 256 to be connected for this read cycle. Processor 220 will then write the data to internal memory 222 with select control logic 230 isolating data buses 254 and 256 since there is no need for the data to go outside of closed device 204.
During typical operating conditions when the program memory signal 270 is not asserted, processor 220 selects internal memory 222 as primary memory. Processor 220 always uses CS_0 to select the primary memory and CS_1 to select a secondary memory. Select control logic 230 responds to CS_0 by generating internal chip select signal 268, which selects internal memory 222 as the primary memory, and responds to CS_1 by generating external chip select signal 269, which selects external memory 240 as the secondary memory.
In an alternate embodiment, when internal memory 222 is corrupted (or blank) and program memory signal 270 is asserted, processor 220 executes programs (or instructions) from external memory 240. Upon assertion of program memory signal 270, select control logic 230 switches the chip select signals to memory 222 and 240 and selects external memory 240 as the primary memory. After external memory 240 is selected as primary memory, processor 220 executes instructions read from external memory 240. The instructions located on external memory 240 may include instructions, which when executed, reprogram the internal memory 222. In addition, the external memory 240 may include the program data to be loaded into the internal program memory 222. Thus, reprogramming a corrupt or blank internal memory 222 is possible only when external memory 240 becomes the primary memory.
FIG. 3 is a flow chart 300 illustrating one embodiment of a process for selecting a primary program memory. At block 306, it is determined whether the program memory signal is active. If the program memory signal is inactive, the internal memory is or continues to be selected as the primary memory at block 310. If block 306 is true, which means that the program memory signal is active, then at block 308, the external memory is selected as the primary program memory. At block 312, the processor will execute instructions from the primary memory. The internal memory does not have to be corrupted in order to use the program memory signal feature.
FIG. 4 is a flow chart 400 illustrating one embodiment of a method for programming a closed device. A program memory signal is asserted at block 402. Block 404 shows that the processor executes instructions by asserting chip selects for primary memory which select control logic connects to external memory. At block 406, instructions in external memory forces processor to unlock internal memory, reprogram internal memory, and lock internal memory. Therefore, reprogramming the internal memory can be achieved when the external memory becomes the primary memory.
In the foregoing detailed description, the method and apparatus of the present invention have been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5237616 *||Sep 21, 1992||Aug 17, 1993||International Business Machines Corporation||Secure computer system having privileged and unprivileged memories|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7185162 *||Jun 5, 2001||Feb 27, 2007||Cypress Semiconductor Corporation||Method and apparatus for programming a flash memory|
|US7210002 *||Nov 19, 2003||Apr 24, 2007||Qualcomm Incorporated||System and method for operating dual bank read-while-write flash|
|US7293130||May 29, 2002||Nov 6, 2007||Intel Corporation||Method and system for a multi-level memory|
|US7437574 *||Aug 5, 2002||Oct 14, 2008||Nokia Corporation||Method for processing information in an electronic device, a system, an electronic device and a processing block|
|US7737724||Dec 27, 2007||Jun 15, 2010||Cypress Semiconductor Corporation||Universal digital block interconnection and channel routing|
|US7761676 *||Dec 12, 2006||Jul 20, 2010||Intel Corporation||Protecting memory by containing pointer accesses|
|US7761845||Sep 9, 2002||Jul 20, 2010||Cypress Semiconductor Corporation||Method for parameterizing a user module|
|US7765095||Nov 1, 2001||Jul 27, 2010||Cypress Semiconductor Corporation||Conditional branching in an in-circuit emulation system|
|US7770113||Nov 19, 2001||Aug 3, 2010||Cypress Semiconductor Corporation||System and method for dynamically generating a configuration datasheet|
|US7774190||Nov 19, 2001||Aug 10, 2010||Cypress Semiconductor Corporation||Sleep and stall in an in-circuit emulation system|
|US7825688||Apr 30, 2007||Nov 2, 2010||Cypress Semiconductor Corporation||Programmable microcontroller architecture(mixed analog/digital)|
|US7844437||Nov 19, 2001||Nov 30, 2010||Cypress Semiconductor Corporation||System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit|
|US7893724||Nov 13, 2007||Feb 22, 2011||Cypress Semiconductor Corporation||Method and circuit for rapid alignment of signals|
|US7924051 *||Feb 5, 2010||Apr 12, 2011||Actel Corporation||Programmable logic device with a microcontroller-based control system|
|US8026739||Dec 27, 2007||Sep 27, 2011||Cypress Semiconductor Corporation||System level interconnect with programmable switching|
|US8040266||Mar 31, 2008||Oct 18, 2011||Cypress Semiconductor Corporation||Programmable sigma-delta analog-to-digital converter|
|US8049569||Sep 5, 2007||Nov 1, 2011||Cypress Semiconductor Corporation||Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes|
|US8067948||Feb 21, 2007||Nov 29, 2011||Cypress Semiconductor Corporation||Input/output multiplexer bus|
|US8069405||Nov 19, 2001||Nov 29, 2011||Cypress Semiconductor Corporation||User interface for efficiently browsing an electronic document using data-driven tabs|
|US8069428||Jun 12, 2007||Nov 29, 2011||Cypress Semiconductor Corporation||Techniques for generating microcontroller configuration information|
|US8069436||Aug 10, 2005||Nov 29, 2011||Cypress Semiconductor Corporation||Providing hardware independence to automate code generation of processing device firmware|
|US8078894||Mar 27, 2008||Dec 13, 2011||Cypress Semiconductor Corporation||Power management architecture, method and configuration system|
|US8078970||Nov 9, 2001||Dec 13, 2011||Cypress Semiconductor Corporation||Graphical user interface with user-selectable list-box|
|US8085067||Dec 21, 2006||Dec 27, 2011||Cypress Semiconductor Corporation||Differential-to-single ended signal converter circuit and method|
|US8085100||Feb 19, 2008||Dec 27, 2011||Cypress Semiconductor Corporation||Poly-phase frequency synthesis oscillator|
|US8089461||Jun 23, 2005||Jan 3, 2012||Cypress Semiconductor Corporation||Touch wake for electronic devices|
|US8092083||Oct 1, 2007||Jan 10, 2012||Cypress Semiconductor Corporation||Temperature sensor with digital bandgap|
|US8103496||Nov 1, 2001||Jan 24, 2012||Cypress Semicondutor Corporation||Breakpoint control in an in-circuit emulation system|
|US8103497||Mar 28, 2002||Jan 24, 2012||Cypress Semiconductor Corporation||External interface for event architecture|
|US8120408||Jul 14, 2008||Feb 21, 2012||Cypress Semiconductor Corporation||Voltage controlled oscillator delay cell and method|
|US8130025||Apr 17, 2008||Mar 6, 2012||Cypress Semiconductor Corporation||Numerical band gap|
|US8149048||Aug 29, 2001||Apr 3, 2012||Cypress Semiconductor Corporation||Apparatus and method for programmable power management in a programmable analog circuit block|
|US8160864||Nov 1, 2001||Apr 17, 2012||Cypress Semiconductor Corporation||In-circuit emulator and pod synchronized boot|
|US8176296||Oct 22, 2001||May 8, 2012||Cypress Semiconductor Corporation||Programmable microcontroller architecture|
|US8286125||Aug 10, 2005||Oct 9, 2012||Cypress Semiconductor Corporation||Model for a hardware device-independent method of defining embedded firmware for programmable systems|
|US8358150||Oct 11, 2010||Jan 22, 2013||Cypress Semiconductor Corporation||Programmable microcontroller architecture(mixed analog/digital)|
|US8370791||Jun 3, 2008||Feb 5, 2013||Cypress Semiconductor Corporation||System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit|
|US8402313||Nov 20, 2007||Mar 19, 2013||Cypress Semiconductor Corporation||Reconfigurable testing system and method|
|US8476928||Aug 3, 2011||Jul 2, 2013||Cypress Semiconductor Corporation||System level interconnect with programmable switching|
|US8499270||Jun 28, 2011||Jul 30, 2013||Cypress Semiconductor Corporation||Configuration of programmable IC design elements|
|US8516025||Apr 16, 2008||Aug 20, 2013||Cypress Semiconductor Corporation||Clock driven dynamic datapath chaining|
|US8527949||Jul 13, 2011||Sep 3, 2013||Cypress Semiconductor Corporation||Graphical user interface for dynamically reconfiguring a programmable device|
|US8533677||Sep 27, 2002||Sep 10, 2013||Cypress Semiconductor Corporation||Graphical user interface for dynamically reconfiguring a programmable device|
|US8555032||Jun 27, 2011||Oct 8, 2013||Cypress Semiconductor Corporation||Microcontroller programmable system on a chip with programmable interconnect|
|US8667573||May 7, 2012||Mar 4, 2014||Microsoft Corporation||Validating the origin of web content|
|US8717042||Nov 29, 2011||May 6, 2014||Cypress Semiconductor Corporation||Input/output multiplexer bus|
|US8736303||Dec 16, 2011||May 27, 2014||Cypress Semiconductor Corporation||PSOC architecture|
|US8793635||Nov 28, 2011||Jul 29, 2014||Cypress Semiconductor Corporation||Techniques for generating microcontroller configuration information|
|US8843749 *||May 7, 2010||Sep 23, 2014||Microsoft Corporation||Visualization of trust in an address bar|
|US8909960||Jul 8, 2011||Dec 9, 2014||Cypress Semiconductor Corporation||Power management architecture, method and configuration system|
|US9444630||Aug 13, 2013||Sep 13, 2016||Microsoft Technology Licensing, Llc||Visualization of trust in an address bar|
|US9448964||Apr 22, 2010||Sep 20, 2016||Cypress Semiconductor Corporation||Autonomous control in a programmable system|
|US9564902||Dec 31, 2007||Feb 7, 2017||Cypress Semiconductor Corporation||Dynamically configurable and re-configurable data path|
|US9720805||Mar 28, 2008||Aug 1, 2017||Cypress Semiconductor Corporation||System and method for controlling a target device|
|US9766650||Sep 25, 2015||Sep 19, 2017||Cypress Semiconductor Corporation||Microcontroller programmable system on a chip with programmable interconnect|
|US20030223415 *||May 29, 2002||Dec 4, 2003||Rahul Saxena||Method and system for a multi-level memory|
|US20030223447 *||May 29, 2002||Dec 4, 2003||Rahul Saxena||Method and system to synchronize a multi-level memory|
|US20050108467 *||Nov 19, 2003||May 19, 2005||Scott Clifton E.||System and method for operating dual bank read-while-write flash|
|US20080140968 *||Dec 12, 2006||Jun 12, 2008||Doshi Kshitij A||Protecting memory by containing pointer accesses|
|US20100134142 *||Feb 5, 2010||Jun 3, 2010||Actel Corporation||Programmable logic device with a microcontroller-based control system|
|US20100217989 *||May 7, 2010||Aug 26, 2010||Microsoft Corporation||Visualization of trust in an address bar|
|U.S. Classification||711/163, 711/5|
|International Classification||G06F1/00, G06F21/00|
|Aug 21, 1999||AS||Assignment|
Owner name: TRIMBLE NAVIGATION LIMITED, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHAN, VICTOR G.;REEL/FRAME:010196/0309
Effective date: 19990820
|Jun 15, 2005||REMI||Maintenance fee reminder mailed|
|Nov 28, 2005||LAPS||Lapse for failure to pay maintenance fees|
|Jan 24, 2006||FP||Expired due to failure to pay maintenance fee|
Effective date: 20051127