Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6354485 B1
Publication typeGrant
Application numberUS 09/385,324
Publication dateMar 12, 2002
Filing dateAug 30, 1999
Priority dateOct 24, 1996
Fee statusPaid
Also published asUS6075289
Publication number09385324, 385324, US 6354485 B1, US 6354485B1, US-B1-6354485, US6354485 B1, US6354485B1
InventorsThomas H. DiStefano
Original AssigneeTessera, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Thermally enhanced packaged semiconductor assemblies
US 6354485 B1
Abstract
A thermally enhanced semiconductor package includes a sheet metal cap having flexible flanges provided with solder contacts for reliable attachment to a circuit board. The package assembly further includes a semiconductor chip with a contact-bearing front surface facing forwardly, and chip bonding contacts overlying the front face of the chip. The flange bonding contacts are coplanar with the chip bonding contacts, or can be brought into coplanar alignment by flexure of the cap. The package can be surface-mounted to a circuit board by placing the package onto pads of solder paste, and then heating the assembly to melt the solder paste in order to join the bonding contacts on the chip and on the flange to corresponding contacts on the circuit board.
Images(3)
Previous page
Next page
Claims(5)
What is claimed is:
1. A method of making a plurality of chip assemblies comprising:
(a) providing a metallic element having one or more rear regions and one or more flange regions offset from said rear regions in a forward direction;
(b) placing a plurality of semiconductor chips into said one or more rear regions in front-face-forward disposition and attaching a rear face of each chip to a rear region of the metallic element;
(c) providing bondable flange contacts on the flange regions of the metallic element and providing bondable chip contacts overlying the front face of each chip; and
(d) after said placing and attaching step, severing said metallic element to thereby form a plurality of assemblies, each including a metallic cap having a rear wall, one or more flanges with one or more flange contacts thereon, at least one said chip attached to the rear wall and chip contacts overlying the front face of each said chip.
2. A method as claimed in claim 1, wherein said step of providing said chip contacts is performed so that said chip contacts are disposed on said front surfaces of said chips.
3. A method as claimed in claim 1, wherein said step of providing said chip contacts and said flange contacts includes the step of providing solder masses.
4. A method as claimed in claim 3, wherein said step of providing solder masses is performed before said severing step.
5. A method as claimed in claim 1 or claim 2 or claim 3 or claim 4, further comprising the step of providing a flexible potting compound surrounding said chips before said severing step, in such a way that said potting compound does not cover said contacts.
Description
CROSS REFERENCE TO RELATED APPLICATIONS

The present application is a divisional patent application of U.S. patent application Ser. No. 08/740,856 filed Nov. 4, 1996 now U.S. Pat. No. 6,075,289 and claims benefit of U.S. Provisional Application No. 60/029,107 filed Oct. 24, 1996, the disclosures of which are hereby incorporated by reference herein.

BACKGROUND OF THE INVENTION

The present invention relates to the art of microelectronic packaging and more particularly relates to packaged semiconductor chip assemblies suitable for mounting on substrates such as circuit panels, and to methods of making and using such assemblies.

Semiconductor chips commonly are connected to other elements of an electronic device by mounting the chip on a substrate such as a circuit panel having electrical conductors extending along its surfaces or within the substrate structure. In some cases, the chip is mounted in a package having external conductive elements such as leads or pins protruding from the package. A socket may be mounted to the substrate and the external leads or pins of the chip package may be received in the socket. In other arrangements, the chip package may have solderable contacts on a surface of the package, and may be mounted directly to the substrate by soldering techniques commonly referred to as surface mount technology. In these soldering techniques, each contact on the package directly abuts a contact pad on the substrate, and is bonded thereto by solder masses carried on the package or on the substrate. In other techniques, a bare unpackaged chip can be placed directly on the circuit panel and connected to the electrical conductors of the panel by techniques such as wire bonding, tape automated bonding (TAB), or flip-chip bonding. In flip-chip bonding, the front surface of the chip faces downwardly toward the surface of the substrate, and contacts on the front surface of the chip are directly bonded to contact pads on the substrate surface, as by solder disposed between the contacts and pads. The entire assembly is then packaged, as by encapsulating or partially encapsulating the substrate and chip.

In many cases, it is desirable to provide a metal cap covering the chip, the chip being bonded to the substrate. Such a cap can serve as a thermal spreader, and can conduct heat generated by the chip during operation away from the chip. For example, in a flip chip arrangement, the cap may provide a thermal path from a rear surface of the chip, facing away from the panel, to the circuit panel. The metal cap may also provide an electrical interconnection to the rear surface, as where the rear surface is used as a ground or power connection. Also, the cap can provide additional mechanical protection and additional electrical shielding around the chip. Typically, such caps have been added in separate operations after the chip is mounted on a circuit panel, which have required additional steps beyond those needed to mount the chip. Moreover, the metal caps and other components used in attaching the metal caps to the chips and circuit panels must be stocked and handled separately. All of this adds cost and complexity to the circuit panel manufacturing process. Accordingly, there have been needs prior to the present invention for improved chip assembly procedures which avoid the need for separate handling of the metal cap during assembly of the circuit panel, and there have been corresponding needs for prepackaged chip assemblies which can be utilized in such simplified procedures, as well as needs for methods of making such chip assemblies.

SUMMARY OF THE INVENTION

The present invention addresses these needs.

One aspect of the present invention provides a packaged semiconductor chip assembly for mounting on a substrate. The assembly according to this aspect of the invention includes a metallic cap defining a rear wall, at least one side wall projecting forwardly from the rear wall and at least one flange projecting from the side wall at a forward edge thereof remote from the rear wall. At least part of the cap is flexible so that the flange or flanges is or are movable with respect to the rear wall. Most preferably, the metallic cap is formed from a unitary piece of bent sheet metal. The assembly further includes one or more semiconductor chips. Each chip has a rear surface bonded to the rear wall of the cap and a front surface facing forwardly away from the rear wall. Most preferably, the rear wall of the cap is rectangular, and has side walls and flanges on two opposed sides or on four sides, so that the rear wall and side walls cooperatively define a u-shaped or box-shaped enclosure and the chip or chips are received in this enclosure.

The assembly further includes chip bonding contacts overlying the front surface of each chip and electrically connected to the chip. The chip bonding contacts may be provided on the front surface of the chip itself, or else may be provided on an interposer, such as a flexible, sheet-like dielectric element overlying the front surface of the chip. The flange or flanges also have bonding contacts thereon. The chip bonding contacts and the flange bonding contacts may be metallic contacts adapted for bonding to metallic contacts on the substrate. Most preferably, the chip bonding contacts and the flange bonding contacts are solderable contacts. The flange bonding contacts may be formed as portions of the flange itself, i.e., as exposed solderable metal areas on the flange surface adapted to be wet by the solder. The chip bonding contacts and flange bonding contacts may also include solder masses. Some or all of the solder masses may be solid core solder balls, incorporating cores of high-melting materials.

Preferably, the flange bonding contacts are coplanar with the chip bonding contacts in at least one position of the flange or flanges. Thus, when the metallic cap is in an undeformed condition, the flange bonding contacts may be exactly coplanar with the chip bonding contacts, or else may stand slightly forward or slightly rearwardly of the chip bonding contacts. However, any deviation from precise coplanarity in the undeformed condition desirably is minor, so that the flange bonding contacts and chip bonding contacts can be made coplanar during the assembly process as discussed below by minor deformation of the cap. Most preferably, the assembly includes a flexible potting compound surrounding the chip but not coating the contacts.

In a mounting procedure according to a further aspect of the present invention, an assembly such as the assemblies discussed above is engaged with a face of a substrate so that both the flange contacts and the chip contacts engage the substrate. The method further includes the step of bonding the flange contacts and the chip contacts to the substrate. Most preferably, the bonding step is performed so as to bond the flange contacts and chip contacts to the substrate simultaneously, as by providing molten solder at the interface between the flange contacts and the substrate and at the interface between the chip contacts and the substrate and cooling the assembly to resolidify the solder while maintaining the flange contacts and the chip contacts in engagement with the substrate. The molten solder may be provided by melting solder in masses of solder provided either on the substrate or on the contacts. The substrate may be a conventional, generally planar substrate such as a circuit board or other circuit panel.

The packaged chip subassembly can be handled as a unit, using substantially the same techniques as are common in conventional surface mounting operations. The same operations used to mount the chip itself also serve to mount the metallic cap and to form the interconnections needed for thermal and/or electrical interconnection of the cap with the substrate. The entire packaged chip assembly can be stocked, handled and placed as a unit. Moreover, the cap provides some mechanical protection to the chip both before and after mounting the assembly to the circuit panel.

The flexibility of the cap allows the cap to accommodate thermally generated stresses during mounting as further discussed below and also allows the cap to compensate for thermal expansion and contraction of the components during use.

A further aspect of the present invention provides methods for making chip assemblies such as those discussed above. The preferred method according to this aspect of the present invention includes the step of providing a metallic element having one or more rear regions and one or more flange regions offset from the rear regions in a forward direction. A plurality of semiconductor chips are placed into the one or more rear regions in front face forward disposition so that the rear face of each chip overlies a rear region of the metallic element and so that the front face of the chip faces away from the metallic element. The rear face of each chip is attached to a rear region of the metallic element, as by a thermally conductive adhesive disposed between the rear face of the chip and the rear region. Bondable flange contacts are provided on the flange regions of the metallic element, whereas bondable chip contacts are provided overlying the front face of each chip. After the placing and attaching steps, the metallic element is severed to form a plurality of chip package assemblies. Each assembly includes a metallic cap having a rear wall, having one or more flanges with flange contacts thereon. Each assembly also includes at least one chip attached to the rear wall of the cap and chip contacts overlying the face of each such chip. The step of providing chip contacts and flange contacts may include the step of placing solder masses on the chip and on the flange. Also, the method may include the step of providing a flexible potting compound surrounding the chips before the severing step, so that the potting compound does not cover the contacts of the finished assemblies. This process provides an economical method of manufacturing the chip assemblies.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic bottom view of a packaged semiconductor chip assembly in accordance with one embodiment of the invention.

FIG. 2 is a diagrammatic, partially sectional perspective view depicting the chip assembly of FIG. 1 during manufacture.

FIG. 3 is a fragmentary sectional view on an enlarged scale depicting the chip assembly of FIG. 2 in conjunction with a substrate.

FIG. 4 is a diagrammatic sectional view depicting an assembly in accordance with a further embodiment of the invention.

FIG. 5 is a view similar to FIG. 1 but depicting an assembly in accordance with yet another embodiment of the invention.

FIG. 6 is a view similar to FIGS. 1 and 5 but depicting an assembly in accordance with a further embodiment of the invention.

FIG. 7 is a diagrammatic sectional view depicting an assembly in accordance with yet another embodiment of the invention.

FIG. 8 is a further diagrammatic sectional view depicting an assembly in accordance with yet another embodiment of the invention.

FIG. 9 is a further diagrammatic sectional view depicting an assembly in accordance with yet another embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

An assembly in accordance with one embodiment of the present invention incorporates a metallic cap 20 formed from a unitary piece of bent sheet metal defining a generally U-shaped enclosure. Thus, cap 20 includes a rear wall 22, a pair of opposed side walls 24 projecting forwardly from rear wall 22 and a pair of flanges 26 projecting outwardly from flanges 24 at the forward edges thereof, remote from rear wall 22. Cap 20 may be formed from essentially any metal having acceptable thermal conductivity. Metals such as copper, copper alloys, aluminum and aluminum alloys are preferred for reasons of cost and thermal conductivity. The thickness of the cap will depend upon the size of the assembly and the degree of flexibility or spring constant desired. For typical assemblies arranged to accommodate a single chip of conventional size, with length and width of a few cm, the sheet metal forming the cap desirably is between about 0.10 mm and 0.30 mm thick. As indicated in FIG. 2, cap 20 can be fabricated as part of an elongated, generally U-shaped channel 28 having a central, rear region 30 and a pair of forwardly-positioned flange regions 32 extending along the length of the channel, the flange regions 32 being connected to the rear region 30 by side wall regions. As further discussed below, elongated channel 28 is severed after assembly of the other components to form individual caps 20.

The flange 26 of each cap are provided with flange bonding terminals including solder masses 34. As best seen in FIG. 3, each such solder mass includes a core 36 formed from a metal such as copper or copper based alloys having a melting temperature substantially above the melting temperature of the solder. Core 36 may be in the form of a wire or rod extending along the elongated mass 34 (FIG. 1) on each surface 26. Alternatively, the unitary mass 34 depicted in FIGS. 1-3 may be replaced by a plurality of individual, spherical solder balls, each having an individual spherical core. Each bonding terminal also includes the region of flange 26 underlying the solder mass 34. Each such region of the flange surface is metallurgically bonded to the solder. Thus, during placement of the solder masses 34 over the flanges, the solder masses may be momentarily melted so as to cause the solder to wet the surfaces of flanges 26 in the areas of the flange constituting the bonding terminals. Thus, the area of the front surface of flange 26 immediately contacting each solder mass 34 serves as a solderable metallic base contact, capable of being wet by the solder.

Each assembly further includes a semiconductor chip 40 having a front surface 42 with individual metallic base contacts 44 thereon. Metallic base contacts 44 may be formed from conventional metals deposited as part of the semiconductor chip during the normal fabrication process. Base contacts 44 are electrically connected to internal electronic circuitry within the chip (not shown) in the conventional manner. Base contacts 44 include conventional solderable metals, such as copper and nickel, with a thin protective coating of gold, palladium, Enthrones (from Enthone Corp.) or other protective film. Each chip 40 also has a rear surface 46 facing oppositely, away from front surface 42 and edge surfaces 48 extending between the front and rear surfaces. Each base contact 44 on the front surface 42 of the chip has a mass of solder 50 in the form of a generally spherical ball. Each such mass has a spherical core 52 formed from a relatively high-melting metal such as copper or a copper alloy.

The chip 40 of each assembly is mounted in the space between the opposed side walls 24 of the cap. The rear surface 46 of the chip is bonded to the rear wall 22 of the cap by a layer of a thermally conductive and electrically conductive adhesive 54. Adhesive 54 may include conventional conductive adhesives of the type used for mounting chips and for mounting heat sinks to chips in the semiconductor industry. For example, adhesive 54 may comprise a polymeric material loaded with fine particles of metals such as gold or silver to enhance both thermal and electrical conductivity, available from Ablestick, Inc. Adhesive 54 enhances heat transfer between chip 40 and back wall 22, and also provides an electrical interconnection between the back wall of the cap and a ground terminal (not shown) on the rear surface of the chip.

The assembly further includes a soft, flexible dielectric potting compound 56 disposed within cap 20 and substantially surrounding chip 40 and filling the space within the cap not occupied by the chip. Thus, potting compound 56 fills the spaces between the edge walls 48 of the chip and the side walls 24 of the cap. Potting compound 56 also extends between the side walls 48 of the chip and the open ends 58 of the cap. However, potting compound 56 does not cover the bonding contacts on the flanges 26 or on the chip front surface 42. Thus, the potting compound does not cover solder masses 34 and 50. The potting compound may be a gel, an elastomer or other soft, flexible material. The potting compound desirably has a tensile modulus of elasticity or young's modulus less than 100,000 pounds per square inch (less than 670 megapascals) and most desirably between about 100 pounds per square inch and about 10,000 pounds per square inch (between 0.67 and 67 megapascals). The potting compound preferably has a hardness below about 60 on the Shore D durometer scale, more preferably between about Shore A 20 and about Shore D 60 and most preferably between about Shore A 20 and about Shore A 90.Many conventional soft potting compounds utilized in the semiconductor industry can be employed. For example, gels, elastomers, soft epoxies and the like may be used. A silicone gel of the type sold under the designation 577 by the Dow Corning Corporation of Midland, Mich. may be used.

The assembly may further include a thin, flexible mask layer 60 covering the exposed surfaces of flanges 26, potting compound 56, and chip front surface 42, leaving the bonding contacts, such as solder masses 34 and 50 exposed. The flexible layer may be made from polymeric films as are commonly employed as solder masks in the semiconductor industry, such as Pyrelux 2000 made by the DuPont Corporation.

Assemblies as discussed above with reference to FIGS. 1-3 may be fabricated by placing a plurality of chips within the rear region 30 of the elongated U-shaped channel 28, and bonding all of the plural chips to the channel. After the chips have been bonded in the channel, flexible solder mask layer 60 is applied, bridging across the spaces between the edge walls of the chip and the flange regions of the channel. A curable liquid is then filled into the channel, so that the curable liquid fills the spaces around the chips. Solder mask layer 60 prevents flow of the curable liquid out onto the flange surfaces and onto the chip front surface, thereby protecting the bonding contacts from the curable liquid. The solder masses 34 and 50 may be applied before or after filling and curing the potting compound. After the solder masses have been applied, elongated channel 28 is severed, as by shearing or sawing it at cut lines 64 between chips, thereby separating an individual package assembly including an individual cap 20 and a chip 40 from the elongated channel. The severing action also cuts the potting compound. The severing action is repeated to sever additional assemblies from the channel. Alternatively, multiple assemblies may be severed simultaneously using a die which makes cuts at several lines simultaneously.

The individual assemblies may be handled and stocked in substantially the same manner as other parts adapted for surface mounting. In each assembly, the chip 40 is protected by the surrounding cap 20 and potting compound 56. In a mounting method according to a further embodiment of the invention, an individual assembly is assembled to a substrate such as a circuit board or other circuit panel 66 (FIG. 3) by aligning the bonding contacts on the chip, including solder masses 50 with contact pads 68 a of the circuit panel while also aligning the flange bonding contacts including solder masses 34 with further contact pads 68 b of the substrate or panel. Such alignment can be achieved, for example, by conventional surface mount pick and place systems such as the Fuji IV system available from Fuji, Ltd. of Japan using conventional techniques used for aligning surface mount components with contact pads for surface mounting. Typically, the contact pads 68 a and 68 b on the panel are coated with a paste including a flux and a solder. While maintaining assembly in alignment with the panel, the assembly is advanced forwardly until the solder masses 34 and 50 on the assembly engage the contact pads on the panel. The assembly is retained in place by adhesion of the solder masses and the paste. Typically, numerous parts are engaged with the panel. After all of the parts have been engaged with the panel, the panel is advanced into an oven where the assembly and panel are heated so as to liquefy or partially liquefy the solder, solder paste and masses 34 and 50 and then cooled. This solder reflow process simultaneously forms a solid, metallurgical solder bond between the chip and contact pads 68 a of the substrate and forms a solid, metal-to-metal bond between flanges 26 of the cap and contact pads 68 b of the substrate. Thus, in a standard surface mount operation consisting of engaging the package assembly, placing it onto pads with solder paste, heating it to melt the solder and cooling it, both the chip and the cap have been securely mounted to the circuit panel.

In an alternative process, the assembly is held in place by a force F applied to rear surface 22 during heating and reflow. For example, the assembly may be held in a chuck which grasps cap 20 and preferably engages the cap at the rear wall 22, and the chuck may be advanced towards the substrate 66. Prior to contact with the substrate or circuit panel, the flange bonding contacts, including solder masses 34, may be disposed slightly forwardly of the chip bonding contacts including solder masses 50. For example, the flange bonding contacts or solder masses 34 may be disposed in the positions schematically depicted at 34′ in FIG. 3. However, as the assembly is advanced towards the substrate, side walls 24 of the cap can flex. Flexure may also occur in the flanges 26 themselves, and in the curved portions of the metallic sheet where side walls 24 meet rear wall 24 and flanges 26. The net effect is to allow flanges 26, and the flange bonding contacts, including solder masses 34, to move rearwardly with respect to the other elements of the assembly and with respect to chip 40, thereby bringing the flange bonding contacts into substantially coplanar alignment with the chip bonding contacts including solder masses 50. Thus, the solder masses 34 of the flange bonding contact and the solder masses 50 of the chip bonding contacts, can all be engaged with pads of solder paste on the corresponding contact pads 68 of the circuit panel or substrate and retained in engagement during reflow.

In the assembled condition, flanges 26 can move freely along with contact pads 68 b. Thus, flange 26 can flex appreciably from the position which it occupies after bonding, toward the position shown at 26, in FIG. 3. Such movement allows for differential thermal expansion of the cap with respect to the other components and also allows for differential thermal expansion of the circuit panel with respect to the chip. Because the cap is flexible, movement of the flanges 26 with respect to the chip, as may be caused by movement of contact pad 68 b with respect to contact pad 68 a due to thermal expansion does not impose substantial loads on the solder joints. The same effect relieves thermal stresses encountered during the soldering operation. Likewise, warpage or distortion of the parts out of planarity does not impose substantial loads through the cap; the cap simply flexes to accommodate such movement. Flexibility of the cap also allows for deviations from precise planarity in the parts during the assembly process. For example, if the substrate is out of plane, the flange contacts can be displaced relative to the chip contacts, so that both sets of contacts can be engaged simultaneously with contact pads on the substrate. Further, flexibility of cap 22 allows chip 40 to tilt slightly and accommodate bending of the substrate.

Cap 20 is effectively linked in both thermal and electrical communication with substrate 66. Through flanges 26 and flange contacts 34, the cap is effectively linked to internal conductors 70 within the substrate. These internal conductors may carry a ground or power potential. Such potential is applied throughout the entire cap, so that the cap serves as an electrical shield around the chip. Moreover, heat produced in the chip during operation is conducted through the cap of the flanges, in the direction indicated by arrows H in FIG. 3. This heat is conducted into the substrate and away from the chip. In further configurations (not shown) cap 20 may be provided with fins, pins or other devices for dissipating heat directly from the cap into the surrounding environment as well. Thus, the direction of heat flow may be reversed, and the cap can dissipate heat from the substrate.

The assembly depicted in FIG. 4 is substantially similar to that depicted in FIGS. 1-3, except that chip bonding contacts 133 are not provided directly on the front face 142 of chip 140. Instead, a flexible dielectric sheet 129 overlies chip front surface 142. A compliant layer 127 is disposed between sheet 129 and chip front surface 142. Metallic base contacts or terminals 131 are carried on sheet 129 and connected to chip 142 by flexible leads 135. The assembly of terminals or base contacts 131, sheet 129; compliant layer 127 and chip 140 may be as taught, for example, in U.S. Pat. Nos. 5,148,266; 5,148,265; 5,158,964 or 5,489,749, as well as in PCT International published patent applications WO 94/03036 and WO 92/05582, all of which are assigned to the assignee of the present invention. The disclosures of such patents and published applications are hereby incorporated by reference herein. As further disclosed in these patents and publications, the terminals or base contacts 131 are free to move relative to chip 140. The chip contacts may further include solder masses 150 disposed on the base contacts or terminals 131. In other respects, the assembly may be similar to that discussed above. Thus, the cap 120 at least partially encloses the chip and is provided with bonding contacts 134 on flanges 126 of the cap. Here again, the cap is flexible so that the flanges are free to move relative to the rear surface 122 of the cap and hence relative to the chip 140. During the mounting procedure, movability of the flanges with respect to the chip once again takes up tolerances in the assembly. Moreover, because each of the chip contacts is movable relative to the chip, problems of non-copolanarity of the chip and substrate are alleviated still further. For example, if the chip is tilted slightly out of the plane, or if the substrate is slightly non-planar, each chip bonding contact or terminal 131 can be displaced slightly in directions towards and away from the front surface of the chip. Also, during operation differential thermal expansion of the chip and substrate can cause some portions of the chip to move relative to some portions of the substrate. Movability of the chip bonding contacts or terminals 131 relative to the chip allows for such relative movement. This is particularly important in the case of large chips which dissipate substantial amounts of heat during operation.

The assembly illustrated in FIG. 5 is similar to that discussed above with reference to FIGS. 1-3, except that the flanges 226 of the cap are subdivided into individual small tabs 226 a, 226 b, 226 c, 226 d, 226 e and 226 f. These individual small tabs are even more flexible than the single large flange depicted in FIG. 1.

In the assembly of FIG. 6, the cap has flanges 326 disposed on all four sides of the rectangular rear wall 322 and side walls projecting forwardly from all edges of the rear wall to the flanges. Here again, the flanges are subdivided into individual small tabs. The caps in this configuration may be provided in a large, sheetlike rectilinear array including numerous caps disclosed in columns and rows rather than in the linear array or elongated channel 28 (FIG. 2). Once again, after assembly of the other components to the cap, the cap array is severed so as to leave individual assemblies.

The assembly partially depicted in FIG. 7 is similar to that discussed above with reference to FIGS. 1-3 except that the flanges 426 project inwardly from side walls 424, so that each flange overlies a small portion of rear surface 422 adjacent the margins thereof.

Yet another embodiment depicted in FIG. 8 has potting compound disposed both inside and outside of the cap 520. The potting compound disposed outside the cap may have the same composition as that disposed within the cap, or else may be a different composition.

As will be readily appreciated, numerous variations and combinations of the features discussed above can be utilized without departing from the present invention as defined by the claims. For example, the adhesive 54 need not be electrically conductive. Also, the solid cores in the solder masses may be omitted in some or all of the solder masses. Similarly, the solder mask layer 60 and similar layers in other embodiments may be omitted. Each chip assembly may incorporate more than one chip disposed in the same cap. Moreover, the chip bonding contacts and flange bonding contacts of the chip assembly need not incorporate solder. Thus, the solder used in the bonding process may be provided only as solder balls and/or solder paste on the substrate rather than on the assembly. Alternatively, metallic bonding materials other than solder, such as diffusion bonding alloys, eutectic bonding alloys and the like may be employed in place of solder. These bonding materials as well may be carried on the substrate or on the assembly provided that the contacts of the assembly are adapted for bonding with these materials.

As these and other variations and combinations of the features discussed above can be utilized, the foregoing description should be taken by way of illustration rather than by way of limitation of the invention defined by the claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3184534Nov 24, 1961May 18, 1965Texas Instruments IncSemiconductor device enclosure with weld reinforcing ring
US3249826Apr 5, 1961May 3, 1966Gen ElectricSemiconductor device mounting having one portion of the semiconductor secured to a lead
US3538597Jul 13, 1967Nov 10, 1970Us NavyFlatpack lid and method
US3602634 *Mar 23, 1970Aug 31, 1971Fairchild Camera Instr CoHermetic seal
US3740920May 26, 1971Jun 26, 1973Us Air ForceMethod for packaging hybrid circuits
US4233645 *Oct 2, 1978Nov 11, 1980International Business Machines CorporationSemiconductor package with improved conduction cooling structure
US4323914Feb 1, 1979Apr 6, 1982International Business Machines CorporationHeat transfer structure for integrated circuit package
US4350263Sep 19, 1980Sep 21, 1982H. P. Hood, Inc.Package having sealed closing means
US4359852Aug 25, 1980Nov 23, 1982H. P. Hood, Inc.Sealed moistureproof container
US4611389Mar 18, 1985Sep 16, 1986Motorola, Inc.For the fabrication of a semiconductor device package
US4901135Aug 15, 1988Feb 13, 1990General Electric CompanyHermetically sealed housing with welding seal
US5018005Dec 27, 1989May 21, 1991Motorola Inc.Thin, molded, surface mount electronic device
US5073521Nov 15, 1989Dec 17, 1991Olin CorporationMethod for housing a tape-bonded electronic device and the package employed
US5106758Dec 12, 1988Apr 21, 1992Technicon Instruments CorporationAnalytical test device and the use thereof
US5139972Feb 28, 1991Aug 18, 1992General Electric CompanyBatch assembly of high density hermetic packages for power semiconductor chips
US5148265Mar 21, 1991Sep 15, 1992Ist Associates, Inc.Semiconductor chip assemblies with fan-in leads
US5148266Sep 24, 1990Sep 15, 1992Ist Associates, Inc.Semiconductor chip assemblies having interposer and flexible lead
US5248901Jan 21, 1992Sep 28, 1993Harris CorporationSemiconductor devices and methods of assembly thereof
US5293301 *Nov 27, 1991Mar 8, 1994Shinko Electric Industries Co., Ltd.Semiconductor device and lead frame used therein
US5311059Jan 24, 1992May 10, 1994Motorola, Inc.Semiconductor device package
US5311402 *Feb 12, 1993May 10, 1994Nec CorporationSemiconductor device package having locating mechanism for properly positioning semiconductor device within package
US5329160Feb 11, 1992Jul 12, 1994Hitachi, Ltd.Semiconductor package with metalized portions
US5375042Nov 29, 1991Dec 20, 1994Hitachi, Ltd.Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit
US5446316Jan 6, 1994Aug 29, 1995Harris CorporationHermetic package for a high power semiconductor device
US5468910Jan 19, 1995Nov 21, 1995Motorola, Inc.Semiconductor device package and method of making
US5473512 *Jun 16, 1994Dec 5, 1995At&T Corp.Electronic device package having electronic device boonded, at a localized region thereof, to circuit board
US5475565Jun 3, 1994Dec 12, 1995Intel CorporationPower distribution lid for IC package
US5489749Jun 29, 1994Feb 6, 1996Tessera, Inc.Semiconductor connection components and method with releasable lead support
US5518964Jul 7, 1994May 21, 1996Tessera, Inc.Microelectronic mounting with multiple lead deformation and bonding
US5572070Feb 6, 1995Nov 5, 1996Rjr Polymers, Inc.Integrated circuit packages with heat dissipation for high current load
US5577656 *Jun 5, 1995Nov 26, 1996Harris CorporationMethod of packaging a semiconductor device
US5611884Dec 11, 1995Mar 18, 1997Dow Corning CorporationFlip chip silicone pressure sensitive conductive adhesive
US5619700Jun 13, 1995Apr 8, 1997Fujitsu LimitedMethod and device for managing programs
US5706579 *Apr 9, 1996Jan 13, 1998Rjr Polymers, Inc.Method of assembling integrated circuit package
US5724729Apr 15, 1996Mar 10, 1998International Business Machines CorporationMethod and apparatus for cooling of chips using a plurality of customized thermally conductive materials
US5747881Jan 30, 1996May 5, 1998Kabushiki Kaisha ToshibaSemiconductor device, method of fabricating the same and copper leads
US5750926Aug 16, 1995May 12, 1998Alfred E. Mann Foundation For Scientific ResearchHermetically sealed electrical feedthrough for use with implantable electronic devices
US5773884Mar 3, 1997Jun 30, 1998International Business Machines CorporationElectronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5789810Dec 21, 1995Aug 4, 1998International Business Machines CorporationSemiconductor cap
US5805427Feb 14, 1996Sep 8, 1998Olin CorporationBall grid array electronic package standoff design
US5808853Apr 30, 1997Sep 15, 1998International Business Machines CorporationCapacitor with multi-level interconnection technology
US5821161May 1, 1997Oct 13, 1998International Business Machines CorporationFor sealing semiconductor substrates to caps
US5889323Aug 18, 1997Mar 30, 1999Nec CorporationSemiconductor package and method of manufacturing the same
JPH0487354A Title not available
JPH0661368A Title not available
JPH03108361A Title not available
JPH03138966A Title not available
JPH03169052A Title not available
JPH04103149A Title not available
JPH04286145A Title not available
JPH05226487A Title not available
JPH06151615A Title not available
JPH06232282A Title not available
JPS5721845A Title not available
JPS6331384A Title not available
Non-Patent Citations
Reference
1Azar, K., "Thermal Design Considerations for Multichip Module Application," pp. 569-613, Multichip Module Technologies and Alternatives: The Basics, Edited By Doane and Franyon, (C)1993 by Van Nostrand Reinhold.
2Azar, K., "Thermal Design Considerations for Multichip Module Application," pp. 569-613, Multichip Module Technologies and Alternatives: The Basics, Edited By Doane and Franyon, ©1993 by Van Nostrand Reinhold.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6572004 *Sep 12, 2001Jun 3, 2003Paul SiuSupports comprising containers, wires and coverings formed by joining with adhesives and welding used for packaging electrical and electronic apparatus on printed circuits
US6787884 *May 29, 2003Sep 7, 2004Matsushita Electric Industrial Co., Ltd.Circuit component, circuit component package, circuit component built-in module, circuit component package production and circuit component built-in module production
US6949822 *Mar 19, 2001Sep 27, 2005International Rectifier CorporationSemiconductor multichip module package with improved thermal performance; reduced size and improved moisture resistance
US7098073Apr 18, 2005Aug 29, 2006Freescale Semiconductor, Inc.Method for stacking an integrated circuit on another integrated circuit
US7140104Jul 29, 2004Nov 28, 2006Matsushita Electric Industrial Co., Ltd.Method of producing circuit component built-in module with embedded circuit component
US7906860 *Oct 26, 2007Mar 15, 2011Infineon Technologies AgSemiconductor device
US8149584 *Mar 25, 2009Apr 3, 2012Tdk CorporationElectronic component and electronic component module
US8168527Aug 4, 2009May 1, 2012Megica CorporationSemiconductor chip and method for fabricating the same
US8362609Oct 27, 2009Jan 29, 2013Xilinx, Inc.Integrated circuit package and method of forming an integrated circuit package
Classifications
U.S. Classification228/179.1, 228/124.6, 228/123.1, 257/E23.125, 228/160
International ClassificationH01L23/31
Cooperative ClassificationH01L2224/16, H01L2924/3025, H01L2924/01046, H01L2924/01079, H01L23/3121, H01L2924/01322
European ClassificationH01L23/31H2
Legal Events
DateCodeEventDescription
Mar 12, 2013FPAYFee payment
Year of fee payment: 12
Aug 20, 2009FPAYFee payment
Year of fee payment: 8
Sep 15, 2005SULPSurcharge for late payment
Sep 15, 2005FPAYFee payment
Year of fee payment: 4
Sep 3, 2002CCCertificate of correction