|Publication number||US6376376 B1|
|Application number||US 09/760,165|
|Publication date||Apr 23, 2002|
|Filing date||Jan 16, 2001|
|Priority date||Jan 16, 2001|
|Publication number||09760165, 760165, US 6376376 B1, US 6376376B1, US-B1-6376376, US6376376 B1, US6376376B1|
|Inventors||Victor Seng Keong Lim, Feng Chen, Wang Ling Goh|
|Original Assignee||Chartered Semiconductor Manufacturing Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (18), Referenced by (34), Classifications (8), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
(1) Field of the Invention
The invention relates to a method of metallization in the fabrication of integrated circuits, and more particularly, to a method of preventing dishing during copper damascene formation in the manufacture of integrated circuits.
(2) Description of the Prior Art
Currently, the copper damascene formation process makes use of three chemical mechanical polish (CMP) steps with different slurries. These steps are the bulk copper CMP step, barrier removal step, and buffing step. This existing process is complex and dishing of the copper line usually occurs during the barrier removal step. The barrier is usually tantalum nitride (TaN) which is much harder than the copper and chemically very stable. The dishing in the copper line will have an impact on the metallization resistance that causes RC delay to vary.
Co-pending U.S. patent application Ser. No. 09/893,080 to W. X. Bin et al filed on Jun. 28, 2001 discloses a SiN capping layer over oxide for protection of the oxide layer during copper or tungsten CMP. U.S. Pat. No. 6,071,809 to Zhao teaches a SiN/SiO2 dual hard mask layer as a polish stop layer for copper CMP. U.S. Pat. No. 6,001,730 to Farkas et al discloses a two-step CMP of copper with a TaN barrier layer. Co-pending U.S. patent application Ser. No. 09/425,310 to F. Chen et al, filed on Oct. 25, 1999 discloses a sacrificial high polishing rate layer over an oxide layer and under a barrier layer and tungsten layer in order to prevent dishing during CMP. Co-pending U.S. patent application Ser. No. 09/110,419 to Sudipto R. Roy filed on Jul. 6, 1998 discloses a sacrificial or semi-sacrificial titanium nitride layer deposited over the oxide to protect the oxide and to act as an endpoint detector. Polishing rates of the tungsten and the titanium nitride are comparable, resulting in dishing. U.S. Pat. No. 5,578,523 to Fiordalice et al teaches the use of a polish assisting layer over a dielectric layer and under a metal layer deposited within a trench. The polish assisting layer and the metal layer are polished at close to the same rate in the final stages of polishing, thus preventing dishing. U.S. Pat. No. 5,798,302 to Hudson et al teaches a low friction layer under a metal layer wherein the polishing rate of the low friction layer is much lower than that of the metal layer causing the CMP process to stop at the top surface of the low friction layer. U.S. Pat. No. 5,886,410 to Chiang et al discloses a hard mask over a polymer through which a trench is etched and filled with tungsten. The tungsten is polished with a higher selectivity to tungsten than to the underlying hard mask. U.S. Pat. No. 5,854,140 to Jaso et al teaches a metal stop layer under an aluminum trench filling layer. The aluminum is polished to the stop layer, resulting in dishing. Then the stop layer is removed with a very high selectivity to the stop layer over the aluminum layer so that the resulting aluminum is substantially planar. U.S. Pat. No. 5,776,833 to Chen et al teaches a titanium nitride layer under a tungsten plug layer. CMP stops at the titanium nitride layer. The titanium nitride layer is then removes by etching rather than by polishing resulting in a protruding tungsten plug. U.S. Pat. No. 5,356,513 to Burke et al discloses alternating layers of soft polishing material and hard polish stops to provide tungsten plugs having a substantially planar surface. U.S. Pat. No. 6,100,197 to Hasegawa et al teaches a copper CMP process. U.S. Pat. No. 6,048,796 to Wang et al discloses a silicon nitride layer over oxide for prevention of particles penetration into the oxide layer during CMP. U.S. Pat. No. 6,096,632 to Drynan teaches a tungsten CMP process.
A principal object of the present invention is to provide an effective and very manufacturable method of plug metallization including CMP.
Another object of the invention is to provide a method of copper damascene metallization including CMP.
Yet another object is to provide a method of copper damascene metallization in which copper dishing is prevented.
Yet another object is to provide a method of copper damascene metallization in which fewer CMP steps are required.
A still further object of the invention is to provide a method of copper damascene metallization utilizing an additional oxide layer between the nitride and the barrier layers to prevent dishing of the copper line.
In accordance with the objects of this invention a new method of copper damascene metallization utilizing an additional oxide layer between the nitride and the barrier layers to prevent dishing of the copper line after CMP is achieved. An insulating layer is provided covering semiconductor device structures in and on a semiconductor substrate. A polish stop layer is deposited overlying the insulating layer. An oxide layer is deposited overlying the polish stop layer. An opening is etched through the oxide layer, the polish stop layer, and the insulating layer to one of the semiconductor device structures. A barrier metal layer is deposited over the surface of the oxide layer and within the opening. A copper layer is deposited over the surface of the barrier metal layer. The copper layer and the barrier metal layer not within the opening are polished away wherein the barrier metal layer polishes more slowly than the copper layer whereby dishing of the copper layer occurs. Thereafter, the oxide layer is polished away stopping at the polish stop layer wherein the oxide layer polishes more quickly than the copper layer whereby the dishing of the copper layer is removed and whereby a hump is formed on the copper layer after the oxide layer is completely polished away. The copper layer is overpolished to remove the hump to complete copper damascene metallization in the fabrication of an integrated circuit.
In the accompanying drawings forming a material part of this description, there is shown:
FIGS. 1 through 6 schematically illustrate in cross-sectional representation a preferred embodiment of the present invention.
The process of the present invention will be described with reference to the figures which illustrate a single copper damascene connection line. It will be understood by those skilled in the art that the process of the invention may be extended to a dual damascene copper connection line and to any level of interconnection without departing from the spirit and scope of the present invention.
Referring now more particularly to FIG. 1, there is illustrated a portion of a partially completed integrated circuit. There is shown a semiconductor substrate 10, preferably composed of monocrystalline silicon. Semiconductor device structures, not shown, are formed in and on the semiconductor substrate within the area labeled 11 as is conventional in the art and are covered by a thick insulating layer 20. Semiconductor devices may include transistor gates and associated source and drain regions and lower levels of metallization. For example, a lower level copper line may have been formed within the layer 11. The planned copper damascene line may be formed to contact this underlying copper line. The insulating layer 20 is typically an oxide, such as silicon dioxide, tetraethoxysilane (TEOS) oxide, borophosphosilicate glass (BPSG), or a low dielectric constant material, or the like.
A silicon nitride layer 24 is deposited overlying the oxide layer to a thickness of between about 800 and 1500 Angstroms. Any other material that could be used as a polishing stop may be substituted for the silicon nitride. A silicon dioxide layer 26 is deposited overlying the silicon nitride layer 24 to a thickness of between about 1500 and 2500 Angstroms.
A contact, via, or trench 28 is etched through the bilayer 24/26 and the insulating layer 20, as shown in FIG. 2. Typically, the contact or via will be opened to an underlying semiconductor device structure such as a gate electrode, source/drain region, or metal line. The underlying device structure is not shown in the figures. The trench 30 forms the damascene opening of the invention. It will be understood that this could be a dual damascene opening as well as the single damascene opening illustrated.
Referring now to FIG. 3, a barrier layer 32 is deposited over the surface of the silicon dioxide layer 26 and within the damascene opening 30. Typically, the barrier layer will comprise a tantalum nitride (TaN) layer deposited by physical vapor deposition (PVD), for example, to a thickness of between about 800 to 2000 Angstroms. Other materials such as titanium nitride may be used.
Copper 34 is formed within the damascene opening. The copper layer may be deposited by chemical or physical vapor deposition, or a seed layer may be deposited followed by electrochemical plating, or it may be deposited by electroless plating, and so on.
Referring now to FIG. 4, the bulk copper outside of the damascene opening is removed using a chemical mechanical polishing (CMP) process with a copper slurry. When the CMP pad reaches the TaN layer, the TaN will be polished much more slowly than will the copper layer. TaN is much harder and more chemically inert than the copper material. Copper dishing 36 will occur when the TaN layer is completely removed.
After the TaN barrier layer is completely removed outside of the damascene opening, the CMP slurry is changed to an oxide slurry and the CMP process is continued. Since the oxide removal rate with the oxide slurry is much higher than the copper removal rate, a hump 38 will develop across the copper line, as shown in FIG. 5.
CMP continues until all of the silicon dioxide layer 26 has been removed and the silicon nitride layer 24 has been reached. The silicon nitride layer serves as the CMP polish stop layer and also acts as a barrier to prevent slurry contamination of the dielectric layer 20. This is especially important if layer 20 comprises a low dielectric constant material. A slight CMP overpolish will flatten the copper hump 38, as shown in FIG. 6.
The process of the present invention requires only two CMP steps using two different slurries. Prior art processes require three steps and three different slurries. In the process of the present invention, the copper slurry is used to polish away both the excess copper and the barrier metal layer. The dishing that occurs is removed by the subsequent oxide slurry polishing to remove the additional oxide layer. The humping effect which results from this polishing cushions the dishing effect of the copper polishing, resulting in no dishing of the copper lines at the end of the polishing process.
Other processes may now be performed such as an intermetal dielectric deposition and further metallization, as is well known in the art. The silicon nitride layer 26 remains to provide further protection and prevent contamination of the dielectric layer 20.
The process of the present invention includes the use of an additional oxide layer between the silicon nitride polish stop layer and the barrier metal layer. The invention makes use of the humping effect to cushion the dishing effect, resulting in no dishing of the copper lines at the end of the polishing process.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5356513||Apr 22, 1993||Oct 18, 1994||International Business Machines Corporation||Polishstop planarization method and structure|
|US5578523||May 18, 1995||Nov 26, 1996||Motorola, Inc.||Method for forming inlaid interconnects in a semiconductor device|
|US5776833||Sep 4, 1996||Jul 7, 1998||Mosel Vitelic Inc.||Method for forming metal plug|
|US5798302||Feb 28, 1996||Aug 25, 1998||Micron Technology, Inc.||Low friction polish-stop stratum for endpointing chemical-mechanical planarization processing of semiconductor wafers|
|US5854140||Dec 13, 1996||Dec 29, 1998||Siemens Aktiengesellschaft||Method of making an aluminum contact|
|US5886410||Jun 26, 1996||Mar 23, 1999||Intel Corporation||Interconnect structure with hard mask and low dielectric constant materials|
|US6001730||Oct 20, 1997||Dec 14, 1999||Motorola, Inc.||Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers|
|US6004188 *||Sep 10, 1998||Dec 21, 1999||Chartered Semiconductor Manufacturing Ltd.||Method for forming copper damascene structures by using a dual CMP barrier layer|
|US6040243 *||Sep 20, 1999||Mar 21, 2000||Chartered Semiconductor Manufacturing Ltd.||Method to form copper damascene interconnects using a reverse barrier metal scheme to eliminate copper diffusion|
|US6048796||Dec 15, 1998||Apr 11, 2000||United Microelectronics Corp.||Method of manufacturing multilevel metal interconnect|
|US6071809||Sep 25, 1998||Jun 6, 2000||Rockwell Semiconductor Systems, Inc.||Methods for forming high-performing dual-damascene interconnect structures|
|US6096632||Apr 10, 1998||Aug 1, 2000||Nec Corporation||Fabrication method of semiconductor device using CMP process|
|US6100197||Oct 12, 1999||Aug 8, 2000||Nec Corporation||Method of fabricating a semiconductor device|
|US6150269 *||Sep 11, 1998||Nov 21, 2000||Chartered Semiconductor Manufacturing Company, Ltd.||Copper interconnect patterning|
|US6184138 *||Sep 7, 1999||Feb 6, 2001||Chartered Semiconductor Manufacturing Ltd.||Method to create a controllable and reproducible dual copper damascene structure|
|US6207570 *||Aug 20, 1999||Mar 27, 2001||Lucent Technologies, Inc.||Method of manufacturing integrated circuit devices|
|US6225223 *||Aug 16, 1999||May 1, 2001||Taiwan Semiconductor Manufacturing Company||Method to eliminate dishing of copper interconnects|
|US6258711 *||Apr 19, 1999||Jul 10, 2001||Speedfam-Ipec Corporation||Sacrificial deposit to improve damascene pattern planarization in semiconductor wafers|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7199045||May 26, 2004||Apr 3, 2007||Taiwan Semiconductor Manufacturing Company, Ltd.||Metal-filled openings for submicron devices and methods of manufacture thereof|
|US7291557 *||Sep 13, 2004||Nov 6, 2007||Taiwan Semiconductor Manufacturing Company||Method for forming an interconnection structure for ic metallization|
|US7314831 *||Aug 11, 2005||Jan 1, 2008||Dongbu Electronics Co., Ltd.||Copper line of semiconductor device and method for forming the same|
|US8012872||Nov 2, 2005||Sep 6, 2011||Nxp B.V.||Planarising damascene structures|
|US8119527||Aug 4, 2009||Feb 21, 2012||Novellus Systems, Inc.||Depositing tungsten into high aspect ratio features|
|US8124531||Jan 28, 2011||Feb 28, 2012||Novellus Systems, Inc.||Depositing tungsten into high aspect ratio features|
|US8153520 *||Aug 3, 2009||Apr 10, 2012||Novellus Systems, Inc.||Thinning tungsten layer after through silicon via filling|
|US8367552||Aug 4, 2003||Feb 5, 2013||Nxp B.V.||Method for fabrication of in-laid metal interconnects|
|US8435894||Jan 17, 2012||May 7, 2013||Novellus Systems, Inc.||Depositing tungsten into high aspect ratio features|
|US8501620||Mar 5, 2012||Aug 6, 2013||Novellus Systems, Inc.||Method for depositing tungsten film having low resistivity, low roughness and high reflectivity|
|US8703612||Sep 8, 2011||Apr 22, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Process for forming contact plugs|
|US8728934||Jun 24, 2011||May 20, 2014||Tessera, Inc.||Systems and methods for producing flat surfaces in interconnect structures|
|US8835317||May 6, 2013||Sep 16, 2014||Novellus Systems, Inc.||Depositing tungsten into high aspect ratio features|
|US9034768||Jul 9, 2010||May 19, 2015||Novellus Systems, Inc.||Depositing tungsten into high aspect ratio features|
|US9082826||May 22, 2014||Jul 14, 2015||Lam Research Corporation||Methods and apparatuses for void-free tungsten fill in three-dimensional semiconductor features|
|US9123703||Mar 6, 2014||Sep 1, 2015||Tessera, Inc.||Systems and methods for producing flat surfaces in interconnect structures|
|US9240347||Sep 30, 2014||Jan 19, 2016||Novellus Systems, Inc.||Tungsten feature fill|
|US9318385||Jul 30, 2015||Apr 19, 2016||Tessera, Inc.||Systems and methods for producing flat surfaces in interconnect structures|
|US9548228||Jul 25, 2014||Jan 17, 2017||Lam Research Corporation||Void free tungsten fill in different sized features|
|US9558998||Mar 10, 2016||Jan 31, 2017||Tessera, Inc.||Systems and methods for producing flat surfaces in interconnect structures|
|US9589835||Jul 2, 2013||Mar 7, 2017||Novellus Systems, Inc.||Method for forming tungsten film having low resistivity, low roughness and high reflectivity|
|US9653353||Mar 27, 2013||May 16, 2017||Novellus Systems, Inc.||Tungsten feature fill|
|US20050275941 *||May 26, 2004||Dec 15, 2005||Taiwan Semiconductor Manufacturing Company, Ltd.||Metal-filled openings for submicron devices and methods of manufacture thereof|
|US20060035461 *||Aug 11, 2005||Feb 16, 2006||Choi Chee H||Copper line of semiconductor device and method for forming the same|
|US20060057841 *||Sep 13, 2004||Mar 16, 2006||Taiwan Semiconductor Manufacturing Co., Ltd.||Interconnection structure for IC metallization|
|US20060141769 *||Dec 21, 2005||Jun 29, 2006||Lee Jae S||Method for forming metal line of semiconductor device|
|US20080174027 *||Jan 22, 2007||Jul 24, 2008||Taiwan Semiconductor Manufacturing Co., Ltd.||Semiconductor interconnect structure with rounded edges and method for forming the same|
|US20110097896 *||Aug 4, 2003||Apr 28, 2011||Koninklijke Philips Electronics N.V.||Method for fabrication of in-laid metal interconnects|
|US20110147944 *||Nov 2, 2005||Jun 23, 2011||Koninklijke Philips Electronics N.V.||Planarising damascene structures|
|US20110159690 *||Jan 28, 2011||Jun 30, 2011||Anand Chandrashekar||Depositing tungsten into high aspect ratio features|
|CN100521112C||Nov 2, 2005||Jul 29, 2009||Nxp股份有限公司||Planarising damascene structures|
|WO2004001814A3 *||Jun 13, 2003||Apr 15, 2004||Intel Corp||Method of forming a raised contact for a substrate|
|WO2004023550A1 *||Aug 4, 2003||Mar 18, 2004||Koninklijke Philips Electronics N.V.||Method for fabrication of in-laid metal interconnects|
|WO2006048823A1||Nov 2, 2005||May 11, 2006||Koninklijke Philips Electronics N.V.||Planarising damascene structures|
|U.S. Classification||438/687, 257/E21.583, 438/643, 438/638, 438/692|
|Jan 16, 2001||AS||Assignment|
Owner name: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., SINGAP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIM, VICTOR SENG KEONG;CHEN, FENG;GOH, WANG LING;REEL/FRAME:011494/0749
Effective date: 20001108
|Oct 21, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Oct 22, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Sep 25, 2013||FPAY||Fee payment|
Year of fee payment: 12