|Publication number||US6376914 B2|
|Application number||US 09/458,264|
|Publication date||Apr 23, 2002|
|Filing date||Dec 9, 1999|
|Priority date||Dec 9, 1999|
|Also published as||CA2392975A1, CN1408125A, EP1238430A2, US20010003375, WO2001043193A2, WO2001043193A3, WO2001043193B1|
|Publication number||09458264, 458264, US 6376914 B2, US 6376914B2, US-B2-6376914, US6376914 B2, US6376914B2|
|Inventors||Julius A. Kovats, Ken M. Lam|
|Original Assignee||Atmel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (23), Referenced by (78), Classifications (33), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to integrated circuit packages and more particularly to integrated circuit packages having multiple semiconductor chips (dies).
A chip package is used to protect integrated circuit chips from contamination and abuse and is used to provide a durable and substantial electrical lead system for connecting integrated circuit chips onto an external printed circuit board or directly into a electronic product. There are numerous advantages to providing a multi-chip integrated circuit (IC) package over single-chip carriers. By placing multiple chips directly on a substrate that provides low-inductance and low-capacitance connections between the chips and the signal/power lines, and that supplies a very dense interconnection network, packaging density and system performance can be improved. The multi-chip package minimizes the chip-to-chip spacing and reduces the inductive and capacitive discontinuities between the chips mounted on the substrate by replacing the die-wirebond-pin-board-pin-wirebond-die path with a much superior die-bump-interconnect-bump-die path. Additionally, narrower and shorter wires on the ceramic substrate have much less capacitance and inductance than the printed circuit board interconnections. It is often advantageous to stack multiple identical IC chips into the same chip package in order to increase memory without using valuable space on the printed circuit board.
With reference to FIG. 6, in the prior art, one of the common methods of combining IC chips into a single package is to use a stacked die IC package 50 in which the top IC chip 16 is smaller than the bottom IC chip 14 in order to allow access on the bottom IC chip 14 for wirebonding leads 26. If the two IC chips are the same size, as in the stacked IC die package 60 of FIG. 7, then the top IC chip 16 must be offset from the bottom IC chip 14 in order to allow wirebonding access to the bottom IC chip 14. This limits access for the wirebonding leads 26 to one or two sides of the package, which is frequently not practical for assembly. Another common method of combining IC chips of the same size, that is known in the prior art, involves placing one of the IC chips underneath the leadframe in a package, as shown in FIG. 8. In the IC package 70 of FIG. 8, the top IC chip 16 is stacked on top of the leadframe 18 of the chip package while the bottom IC chip 14 is attached underneath the leadframe 18. The disadvantage to the die-underneath method of FIG. 8 is that the chips must be mirror images of each other, thereby requiring two complete IC fabrication steps.
U.S. Pat. No. 5,399,898 to Rostoker discloses multi-chip, multi-tier semiconductor package arrangements based upon single and double-sided flip chips. These arrangements are based on a stacked structure similar to FIGS. 6 and 7 noted above. U.S. Pat. No. 5,656,553 to Leas et al. discloses a fabrication method and resultant monolithic module comprising a plurality of stacked planar extending arrays of integrated circuit chips. The stacked die arrangement shown in the '553 patent uses edge connections to connect the upper die to the lower die. While this method of stacking multiple IC die addresses the case where two identical die are stacked, the method does not allow for routing flexibility, as the circuit routing is vertical from top to bottom and if there is any crossover, the chip package will not operate properly.
It is the object of the present invention to provide a multi-chip IC package having two or more similar semiconductor IC chips.
It is a further object of the invention to provide a multi-chip IC package having two or more similar IC chips that does not limit wirebonding to one side of the chip and does not require two complete IC fabrication steps.
It is still a further object of the invention to provide a multi-chip IC package that allows for flexibility in circuit routing.
The above objects have been met by a dual-die integrated circuit package having two chips (dies) which can be identically constructed from a wafer fabrication processing standpoint and are “flip chip” attached to each other using standard solder bumping and solder reflow technology. The first chip is aligned at a specified angle in relation to the second chip such that at least one of the bonding pads on the surface of each of the chips remain exposed for connection into a standard chip package. In one embodiment of the invention, two rectangular chips are aligned such that one chip is rotated at an angle of 90 degrees in relation to the other chip, such that the non-overlapping surfaces are exposed to enable chip package assembly. In another embodiment of the invention, the chips are aligned at an angle of less than 90 degrees such that at least a small portion, such as a corner, of each chip is exposed for chip package assembly. This embodiment would be preferable for the case when the two chips are of a square shape. In another embodiment of the invention, the two chips are of different sizes, as a larger chip is arranged on top of a smaller chip and is rotated at an angle such that the lower chip has at least some minimum area accessible for assembly. This ability to mount a larger IC chip over a smaller IC chip would be valuable to an IC manufacturer who controls the design of the smaller die, but purchases the larger die from another source.
The present invention allows for doubling the functionality or memory of a chip package while using the same package footprint as a single chip and using only one IC design. The integrated circuit package of the present invention allows for flexibility in wirebonding and routing and can be implemented in a single IC fabrication step. The present invention allows IC manufacturers to develop products with double the memory or functionality in a much faster time frame by providing the ability to use multiple identical chips in the same package without having to make significant design changes to the chips.
FIG. 1 is a top view of a first embodiment of the dual-die integrated circuit package of the present invention, with the encapsulant material removed.
FIG. 2 is a perspective view of the two chips showing the interconnection between the two chips.
FIG. 3 is a top view of the dual-die integrated circuit package of FIG. 1 showing the two chips being attached to a leadframe.
FIG. 4 is a side view of the dual-die integrated circuit package of FIG. 1.
FIG. 5 is a top view of a second embodiment of the dual-die integrated circuit package of the present invention, with the encapsulant material removed.
FIG. 6 is a side view of a first stacked die IC package, as known in the prior art.
FIG. 7 is a side view of a second stacked die IC package, as known in the prior art.
FIG. 8 is a side view of a die-underneath IC package, as known in the prior art.
With reference to FIG. 1, a first embodiment of the integrated circuit (IC) package 10 of the present invention is shown to include a top IC chip 16 and a bottom IC chip 14 which are aligned in a 90 degree relation with respect to each other. The chips 14, 16 are arranged on a flat die-attachment surface 12 of a leadframe 18. The leadframe 18 is made of a single piece of metal and extends from the die-attachment surface 12 to a plurality of outer leads 20 that are arranged around the perimeter of the IC package 10 and which extend downward for use in mounting the IC package 10 to an external printed circuit board.
With reference to FIG. 2, the top IC chip 16 is mechanically and electrically connected to the bottom IC chip 14 using a “flip chip” method with standard solder bumping and solder reflow technology. The connections between the chips 16 and 14 are made by solder bumps 22 on each of the chips which can be arranged in a diagonal or in an “x” pattern. The solder bumps 22 can be made as part of the original fabrication process or can be added afterwards using redistribution of electrical traces. FIG. 2 illustrates the case where the process of redistribution is used. On the original fabricated chip layer 23 of each of the chips 14 and 16, there are a plurality of bonding pads 49, shown in dashed lines, arranged around the perimeter of the chips. In FIG. 2, the bonding pads 49 are arranged on the bottom side 17 of the top chip 16 and on the top side 15 of the bottom chip 14. The bonding pads 49 are electrical terminals used for connecting the chips 14, 16 into a chip package. Each of the bonding pads 49 correspond to a particular circuit in the chip, such as power input, ground, memory address, etc. In order to carry out the redistribution process, first, a series of solder pads 22 are arranged in a diagonal pattern on the surface of the chip layer 23. If only a few connections are required, it is preferable that the solder bumps be made at the corners of the chips in order to minimize the number of solder bumps in the middle part of a chip, since that is where the memory array and other sensitive circuitry are located.
Next, routing traces 24 are then provided on the surface of each of the chips 14, 16 in order to connect the circuitry from the bonding pads 49 to the solder bumps 22. Circuits that are common to both chips 14, 16, such as ground, power input, and the clock signal for example, would be routed on each chip from the particular bonding pad corresponding to that circuit to a particular solder bump on each chip, the particular solder bumps on each chip being aligned together for interconnection. Circuits that are not common to each chip, such as chip enable for example, would not be routed to this solder bumps. The solder bumps 22 can also function as jumpers in order to connect circuits on the bottom chip 14 with circuits on the top chip 16 when the two chips are attached. Other routing traces may be added on the surface of the chip in order to connect the solder bumps with particular bonding pads which will be used for connecting the chips into the chip package. Then, a new passivation layer 21 is provided over the surfaces 15, 17 of the chips 14, 16 and the solder bumps 22 are brought through the passivation layer 21 to be exposed for interconnection. Some of the wire bonding pads 49, are also brought through the passivation layer 21, and will constitute the exposed bonding pads 29 used for connection of the chip into the chip package.
The two chips 14, 16 are then aligned at a 90 degree angle such that the solder bumps 22 are lined up for interconnection when the top chip 16 is flipped over on top of the bottom chip 14, as shown by the arrow 11. Generally, it is usually preferable to interconnect the two chips 14, 16 before placing the chips on the die-attachment surface of the chip package. This is because the melting temperature needed to reflow the solder bumps between the chips is generally higher than the temperature needed to attach the chips to the die-attachment surface. Therefore, if the bottom chip were attached to the die-attachment surface first, that attachment might become compromised when the higher temperature required to attach the top chip to the bottom chip is applied to the package. Other methods of connecting the two chips together can include the use of anisotropic (“Z-axis”) epoxy or other conductive solder metalizations.
With reference to FIG. 3, the bottom chip 14 of the attached chips is secured to the die-attachment surface 12 of the leadframe by an epoxy material. Because the two rectangular IC chips 14 and 16 are aligned at a 90 degree angle with respect to each other, the exposed bonding pads 29 on the bottom chip 14 are accessible for wirebond attachment into the chip package 10. Wire bonding leads 26 are used to attach the exposed bonding pads 29 to the inner leads 19 of the leadframe. The inner leads 19 extend outward to form the outer leads 20 which are used to provide connection to other external circuits which provide the power and other input and output signals to the chip package 10.
With reference to FIG. 4, the die-attachment surface 12 of the leadframe 18 supports the bottom IC chip 14 which is wirebonded 26 to the leadframe 18 and leads 20. The top IC chip 16 is connected by the solder bumps 22 to the bottom IC chip 14. Because the chips are rotated 90 degrees with respect to one another the portion on either end of the bottom IC chip is exposed for connection of the wirebond leads 26. An encapsulant material 28 is then used to cover the top of the IC package 10, including the two chips 14, 16 and the top of the die attachment surface 12, such that the leads 20 of the leadframe 18 remain at least partially exposed. In FIG. 4, the encapsulant material 28 has been cut away so that the interior of the IC package 10 can be viewed, but in the production of the chip package the encapsulant material 28 would completely cover the chips 14, 16. The encapsulant material 28 is preferably an epoxy overcoat or plastic molding.
With reference to FIG. 5, another embodiment of the present invention is shown. The IC chip package 30 of the second embodiment shows the top IC chip 36 being aligned with the bottom IC chip 34 at an angle of less than 90 degrees. This configuration is useful for IC chips that are square, but can also be used for rectangular chips. By aligning the top IC chip 36 at an offset angle from the bottom IC chip 34, an area 38 on the bottom chip 34 is exposed for wirebonding of the chip 34 to the leads 40.
The present invention can also be implemented with two chips of differing sizes. In another embodiment similar to that shown in FIG. 5, the top IC chip 36 would be larger than the bottom IC chip. Because the top IC chip 36 is restated in relation to the bottom IC chip 34, even though the larger IC chip 36 is on top, the bottom chip 34 still has an area 38 exposed to allow accessibility for wirebonding. This would be valuable to a manufacturer who controls the design of the smaller IC chip but purchases the larger IC chip from a second source.
Although the dual-die IC package of the present invention has been described above in terms of being a PLCC (Plastic Leadless Chip Carrier) type of package, the dual-die IC chip package of the present invention can also be implemented with other types of package designs known in the art, such as ball grid arrays which use solder bumps on the bottom of the package rather than leads in order to connect the chip package to a printed circuit board. In the case of a ball grid array package and other types of package designs, the method of constructing the chip package is the same as described above, except for the particular manner in which the electrical connections are made between the chip package and an external circuit. The dual-die IC package of the present invention can also be a thin package type, such as a flat pack, or small outline IC (SOIC), by using the same construction techniques described above.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5229960||Dec 4, 1991||Jul 20, 1993||Matra Marconi Space France||Solid state memory modules and memory devices including such modules|
|US5596225 *||Mar 27, 1996||Jan 21, 1997||National Semiconductor Corporation||Leadframe for an integrated circuit package which electrically interconnects multiple integrated circuit die|
|US5640044 *||Apr 13, 1995||Jun 17, 1997||Matsushita Electric Industrial Co., Ltd.||Semiconductor device and method of producing said semiconductor device|
|US5721452||Aug 16, 1995||Feb 24, 1998||Micron Technology, Inc.||Angularly offset stacked die multichip device and method of manufacture|
|US5760478 *||Aug 20, 1996||Jun 2, 1998||International Business Machines Corporation||Clock skew minimization system and method for integrated circuits|
|US5901043 *||Aug 3, 1994||May 4, 1999||National Semiconductor Corporation||Device and method for reducing thermal cycling in a semiconductor package|
|US5923090 *||May 19, 1997||Jul 13, 1999||International Business Machines Corporation||Microelectronic package and fabrication thereof|
|US5952725 *||Jan 17, 1997||Sep 14, 1999||Micron Technology, Inc.||Stacked semiconductor devices|
|US5973403 *||Aug 19, 1997||Oct 26, 1999||Micron Technology, Inc.||Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice|
|US6005778 *||Jul 29, 1996||Dec 21, 1999||Honeywell Inc.||Chip stacking and capacitor mounting arrangement including spacers|
|US6030885 *||Apr 18, 1997||Feb 29, 2000||Vlsi Technology, Inc.||Hexagonal semiconductor die, semiconductor substrates, and methods of forming a semiconductor die|
|US6051886 *||Jul 24, 1998||Apr 18, 2000||Micron Technology, Inc.||Angularly offset stacked die multichip device and method of manufacture|
|US6057598 *||Jan 31, 1997||May 2, 2000||Vlsi Technology, Inc.||Face on face flip chip integration|
|US6091138 *||Feb 27, 1998||Jul 18, 2000||Advanced Micro Devices, Inc.||Multi-chip packaging using bump technology|
|US6104084 *||Apr 16, 1998||Aug 15, 2000||Sharp Kabushiki Kaisha||Semiconductor device including a wire pattern for relaying connection between a semiconductor chip and leads|
|US6118470 *||Jul 21, 1998||Sep 12, 2000||Samsung Electronics Co., Ltd.||Optical scanning system|
|US6133637 *||Jan 22, 1998||Oct 17, 2000||Rohm Co., Ltd.||Semiconductor device having a plurality of semiconductor chips|
|US6175157 *||Mar 20, 1998||Jan 16, 2001||Rohm Co., Ltd.||Semiconductor device package for suppressing warping in semiconductor chips|
|US6208579 *||Jul 2, 1999||Mar 27, 2001||Intermedics Inc.||Stackable microelectronic components with self-addressing scheme|
|EP0890989A1||Jan 22, 1998||Jan 13, 1999||Rohm Co., Ltd.||Semiconductor device and method for manufacturing thereof|
|JPH04155954A||Title not available|
|JPH05129516A||Title not available|
|JPS61287133A||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6617678 *||May 16, 2002||Sep 9, 2003||Kabushiki Kaisha Toshiba||Semiconductor device|
|US6677674 *||Jun 12, 2002||Jan 13, 2004||Matsushita Electric Industrial Co., Ltd.||Semiconductor package having two chips internally connected together with bump electrodes and both chips externally connected to a lead frame with bond wires|
|US6737736 *||Jun 28, 2001||May 18, 2004||Renesas Technology Corp.||Semiconductor device|
|US6781240 *||May 28, 2002||Aug 24, 2004||Samsung Electronics Co., Ltd.||Semiconductor package with semiconductor chips stacked therein and method of making the package|
|US6815254||Mar 10, 2003||Nov 9, 2004||Freescale Semiconductor, Inc.||Semiconductor package with multiple sides having package contacts|
|US6879028||Feb 21, 2003||Apr 12, 2005||Freescale Semiconductor, Inc.||Multi-die semiconductor package|
|US6880145 *||Dec 21, 2001||Apr 12, 2005||Cypress Semiconductor Corp.||Method for determining die placement based on global routing architecture|
|US6965154||Mar 29, 2004||Nov 15, 2005||Renesas Technology Corp.||Semiconductor device|
|US7073702||Oct 17, 2003||Jul 11, 2006||International Business Machines Corporation||Self-locking wire bond structure and method of making the same|
|US7078792||Apr 30, 2004||Jul 18, 2006||Atmel Corporation||Universal interconnect die|
|US7098541||May 19, 2003||Aug 29, 2006||Hewlett-Packard Development Company, L.P.||Interconnect method for directly connected stacked integrated circuits|
|US7115441||Jun 10, 2004||Oct 3, 2006||Samsung Electronics Co., Ltd.||Semiconductor package with semiconductor chips stacked therein and method of making the package|
|US7144800||Jul 13, 2004||Dec 5, 2006||National Semiconductor Corporation||Multichip packages with exposed dice|
|US7179681 *||Dec 23, 2004||Feb 20, 2007||Micron Technology, Inc.||Techniques for packaging multiple device components|
|US7262506 *||Jan 15, 2003||Aug 28, 2007||Micron Technology, Inc.||Stacked mass storage flash memory package|
|US7271031||May 30, 2006||Sep 18, 2007||Atmel Corporation||Universal interconnect die|
|US7298038||Feb 25, 2006||Nov 20, 2007||Stats Chippac Ltd.||Integrated circuit package system including die stacking|
|US7375419||Sep 1, 2004||May 20, 2008||Micron Technology, Inc.||Stacked mass storage flash memory package|
|US7579219||Mar 10, 2006||Aug 25, 2009||Freescale Semiconductor, Inc.||Semiconductor device with a protected active die region and method therefor|
|US7619314||Oct 9, 2007||Nov 17, 2009||Stats Chippac Ltd.||Integrated circuit package system including die stacking|
|US7704794||Nov 13, 2006||Apr 27, 2010||Micron Technology, Inc.||Method of forming a semiconductor device|
|US7781875||Feb 20, 2007||Aug 24, 2010||Micron Technology, Inc.||Techniques for packaging multiple device components|
|US7855445 *||Apr 29, 2008||Dec 21, 2010||Silicon Laboratories, Inc.||Circuit device including rotated stacked die|
|US7872335 *||Nov 30, 2007||Jan 18, 2011||Broadcom Corporation||Lead frame-BGA package with enhanced thermal performance and I/O counts|
|US7998792||Dec 4, 2009||Aug 16, 2011||Round Rock Research, Llc||Semiconductor device assemblies, electronic devices including the same and assembly methods|
|US7999378||Feb 22, 2010||Aug 16, 2011||Round Rock Research, Llc||Semiconductor devices including semiconductor dice in laterally offset stacked arrangement|
|US8049342||Jul 27, 2009||Nov 1, 2011||Round Rock Research, Llc||Semiconductor device and method of fabrication thereof|
|US8110929 *||May 27, 2008||Feb 7, 2012||Sanyo Electric Co., Ltd.||Semiconductor module|
|US8212348||Jul 20, 2010||Jul 3, 2012||Micron Technology, Inc.||Techniques for packaging multiple device components|
|US8310042||Jun 14, 2006||Nov 13, 2012||Freescale Semiconductor, Inc.||Heatsink moldlocks|
|US8417974||Nov 16, 2009||Apr 9, 2013||International Business Machines Corporation||Power efficient stack of multicore microprocessors|
|US8629558||Jun 6, 2012||Jan 14, 2014||Micron Technology, Inc.||Techniques for packaging multiple device components|
|US8780578||Jul 24, 2012||Jul 15, 2014||International Business Machines Corporation||Integrated circuit die stacks having initially identical dies personalized with switches|
|US8823162 *||May 3, 2012||Sep 2, 2014||International Business Machines Corporation||Integrated circuit die stacks with translationally compatible vias|
|US9000572 *||Aug 6, 2012||Apr 7, 2015||Samsung Electronics Co., Ltd.||Semiconductor package|
|US9076770||Aug 8, 2012||Jul 7, 2015||Lenovo Enterprise Solutions (Singapore) Pte. Ltd.||Integrated circuit die stacks having initially identical dies personalized with fuses and methods of manufacturing the same|
|US9543231 *||Jan 14, 2015||Jan 10, 2017||Samsung Electronics Co., Ltd.||Stacked semiconductor package|
|US9559087||Dec 10, 2013||Jan 31, 2017||Micron Technology, Inc.||Techniques for packaging multiple device components|
|US20020105061 *||Jun 28, 2001||Aug 8, 2002||Shunichi Abe||Semiconductor device and manufacturing method thereof|
|US20020197769 *||May 28, 2002||Dec 26, 2002||Choi Ill Heung||Semiconductor package with semiconductor chips stacked therein and method of making the package|
|US20030137042 *||Jan 15, 2003||Jul 24, 2003||Mess Leonard E.||Stacked mass storage flash memory package|
|US20040021230 *||Aug 5, 2002||Feb 5, 2004||Macronix International Co., Ltd.||Ultra thin stacking packaging device|
|US20040164382 *||Feb 21, 2003||Aug 26, 2004||Gerber Mark A.||Multi-die semiconductor package|
|US20040178490 *||Mar 29, 2004||Sep 16, 2004||Renesas Technology Corp.||Semiconductor device|
|US20040178499 *||Mar 10, 2003||Sep 16, 2004||Mistry Addi B.||Semiconductor package with multiple sides having package contacts|
|US20040232559 *||May 19, 2003||Nov 25, 2004||Adelmann Todd C.||Interconnect method for directly connected stacked integrated circuits|
|US20040241908 *||Jun 10, 2004||Dec 2, 2004||Samsung Electronics Co., Ltd.||Semiconductor package with semiconductor chips stacked therein and method of making the package|
|US20040259288 *||Jul 13, 2004||Dec 23, 2004||National Semiconductor Corporation||Multichip packages with exposed dice|
|US20050029645 *||Sep 1, 2004||Feb 10, 2005||Mess Leonard E.||Stacked mass storage flash memory package|
|US20050082347 *||Oct 17, 2003||Apr 21, 2005||International Business Machines Corporation||Self-locking wire bond structure and method of making the same|
|US20050106779 *||Dec 23, 2004||May 19, 2005||Bolken Todd O.||Techniques for packaging multiple device components|
|US20050133241 *||Dec 18, 2003||Jun 23, 2005||Taiwan Semiconductor Manufacturing Co., Ltd.||Chip orientation and attachment method|
|US20050242425 *||Apr 30, 2004||Nov 3, 2005||Leal George R||Semiconductor device with a protected active die region and method therefor|
|US20050253278 *||Apr 30, 2004||Nov 17, 2005||Lam Ken M||Universal interconnect die|
|US20060192301 *||Mar 10, 2006||Aug 31, 2006||Leal George R||Semiconductor device with a protected active die region and method therefor|
|US20060216866 *||May 30, 2006||Sep 28, 2006||Atmel Corporation||Universal interconnect die|
|US20060220187 *||Jun 14, 2006||Oct 5, 2006||Freescale Semiconductor, Inc.||Heatsink moldlocks|
|US20070037320 *||Oct 24, 2006||Feb 15, 2007||National Semiconductor Corporation||Multichip packages with exposed dice|
|US20070065987 *||Nov 13, 2006||Mar 22, 2007||Mess Leonard E||Stacked mass storage flash memory package|
|US20070096332 *||May 28, 2004||May 3, 2007||Tomotoshi Satoh||Electronic component, module, module assembling method, module identification method and module environment setting method|
|US20070145556 *||Feb 20, 2007||Jun 28, 2007||Bolken Todd O||Techniques for packaging multiple device components|
|US20070200205 *||Feb 25, 2006||Aug 30, 2007||Stats Chippac Ltd.||Integrated circuit package system including die stacking|
|US20080029862 *||Oct 9, 2007||Feb 7, 2008||Filoteo Dario S Jr||Integrated circuit package system including die stacking|
|US20080303124 *||Nov 30, 2007||Dec 11, 2008||Broadcom Corporation||Lead frame-BGA package with enhanced thermal performance and I/O counts|
|US20090001574 *||Feb 25, 2008||Jan 1, 2009||Fang Chun-Fu||Multi-chips Stacked package structure|
|US20090267224 *||Apr 29, 2008||Oct 29, 2009||Silicon Laboratories Inc.||Circuit device including rotated stacked die|
|US20090286356 *||Jul 27, 2009||Nov 19, 2009||Micron Technology, Inc.||Stacked mass storage flash memory package|
|US20100078793 *||Dec 4, 2009||Apr 1, 2010||Micron Technology, Inc.||Semiconductor device assemblies, electronic devices including the same and assembly methods|
|US20100148331 *||Feb 22, 2010||Jun 17, 2010||Round Rock Research, Llc||Semiconductor devices including semiconductor dice in laterally offset stacked arrangement|
|US20100252936 *||May 27, 2008||Oct 7, 2010||Toshikazu Imaoka||Semiconductor module and portable devices|
|US20110119508 *||Nov 16, 2009||May 19, 2011||International Business Machines Corporation||Power Efficient Stack of Multicore Microprocessors|
|US20120218024 *||May 3, 2012||Aug 30, 2012||International Business Machines Corporation||Integrated Circuit Die Stacks With Translationally Compatible Vias|
|US20130037964 *||Aug 6, 2012||Feb 14, 2013||Hoon Lee||Semiconductor package|
|US20130256883 *||Mar 27, 2012||Oct 3, 2013||Intel Mobile Communications GmbH||Rotated semiconductor device fan-out wafer level packages and methods of manufacturing rotated semiconductor device fan-out wafer level packages|
|US20150200154 *||Jan 14, 2015||Jul 16, 2015||Yun-seok Choi||Stacked semiconductor package|
|USRE43720||Sep 15, 2005||Oct 9, 2012||Rambus Inc.||Integrated circuit device having stacked dies and impedance balanced transmission lines|
|CN100394598C||Jul 31, 2002||Jun 11, 2008||旺宏电子股份有限公司||Ultrathin stack components|
|DE102004004880B4 *||Jan 30, 2004||Mar 20, 2008||Hewlett-Packard Development Co., L.P., Houston||Verbindungsverfahren für direkt verbundene gestapelte integrierte Schaltungen sowie integrierter Schaltungschip und integriertes Schaltungsgehäuse|
|U.S. Classification||257/777, 257/737, 257/E23.052, 257/734, 257/730, 257/781, 365/52, 257/778, 365/63, 257/666, 257/686, 257/685, 257/738, 257/797, 257/723|
|International Classification||H01L23/495, H01L25/18, H01L25/07, H01L25/065|
|Cooperative Classification||H01L2924/14, H01L2924/00014, H01L2224/85399, H01L2224/05599, H01L2924/181, H01L24/48, H01L2224/48091, H01L2225/06562, H01L2224/32145, H01L2224/16145, H01L23/49575, H01L2224/48247, H01L2924/30107|
|Dec 27, 1999||AS||Assignment|
Owner name: ATMEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOVATS, JULIUS A.;LAM, KEN M.;REEL/FRAME:010511/0804
Effective date: 19991112
|Aug 27, 2002||CC||Certificate of correction|
|Apr 25, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Oct 23, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Sep 25, 2013||FPAY||Fee payment|
Year of fee payment: 12
|Jan 3, 2014||AS||Assignment|
Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173
Effective date: 20131206
|Apr 7, 2016||AS||Assignment|
Owner name: ATMEL CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001
Effective date: 20160404
|Feb 10, 2017||AS||Assignment|
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747
Effective date: 20170208