Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6387798 B1
Publication typeGrant
Application numberUS 09/888,695
Publication dateMay 14, 2002
Filing dateJun 25, 2001
Priority dateJun 25, 2001
Fee statusLapsed
Publication number09888695, 888695, US 6387798 B1, US 6387798B1, US-B1-6387798, US6387798 B1, US6387798B1
InventorsNelson Chou San Loke, Mukherjee-Roy Moitreyee, Joseph Xie
Original AssigneeInstitute Of Microelectronics
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of etching trenches for metallization of integrated circuit devices with a narrower width than the design mask profile
US 6387798 B1
Abstract
A method of etching trenches through a low-k material layer using a hard mask wherein the trenches are sized down from the mask size by etching without sacrificing a vertical trench profile is described. A low-k dielectric material is provided over a region to be contacted on a substrate. A hard mask layer is deposited overlying the dielectric material. A mask is formed over the hard mask layer wherein the mask has a first opening of a first width. A second opening is etched in the hard mask layer where it is exposed by the mask wherein the second opening has a second width smaller than the first width and wherein the second opening has inwardly sloping sidewalls. A trench is etched through the dielectric layer to the region to be contacted through the second opening whereby the trench has a width equal to the second width. The trench is filled with a metal layer to complete fabrication of the integrated circuit device.
Images(5)
Previous page
Next page
Claims(35)
What is claimed is:
1. A method of metallization in the fabrication of an integrated circuit device comprising:
providing a dielectric layer over a region to be contacted on a substrate;
depositing a hard mask layer overlying said dielectric layer;
forming a mask over said hard mask layer wherein said mask has a first opening of a first width;
etching a second opening in said hard mask layer where it is exposed by said mask wherein said second opening has a second width smaller than said first width and wherein said second opening has inwardly sloping sidewalls;
etching a trench through said dielectric layer to said region to be contacted through said second opening whereby said trench has a width equal to said second width; and
filling said trench with a metal layer and planarizing said metal layer to complete said metallization in said fabrication of said integrated circuit device.
2. The method according to claim 1 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures are selected from the group consisting of: gate electrodes, source regions, drain regions, and metal lines.
3. The method according to claim 1 wherein said region to be contacted is selected from the group consisting of: a gate electrode, a source/drain region, and a metal line.
4. The method according to claim 1 wherein said dielectric layer is a spin-on dielectric material.
5. The method according to claim 1 wherein said dielectric layer is a spin-on dielectric material having a hydrogen carbon base.
6. The method according to claim 1 wherein said dielectric layer comprises a material having a low dielectric constant of less than about 3.
7. The method according to claim 1 wherein said hard mask layer comprises undoped silicate glass having a thickness of between about 1000 and 2500 Angstroms.
8. The method according to claim 1 wherein said second width is about half of said first width.
9. The method according to claim 1 wherein said first width is about 0.24 μm and wherein said second width is as small as 0.15 μm or 0.10 μm.
10. The method according to claim 1 wherein said step of etching a second opening in said hard mask layer comprises etching with etching gases consisting of: CF4, O2, and Ar at a pressure of between about 30 and 150 mTorr with a wafer chuck temperature of between about −10 and 10° C.
11. The method according to claim 1 wherein said step of etching a trench through said dielectric layer comprises, etching with etching gases consisting of N2 and H2 at a pressure of between about 30 and 200 mTorr with a wafer chuck temperature of between about −10, and 10° C.
12. The method according to claim 1 wherein said step of filling said trench with a metal layer comprises:
depositing a copper layer by ion metal plasma conformally into said trench;
filling said trench with copper using an electrochemical plating process; and
polishing back said copper to complete said filling of said trench.
13. The method according to claim 1 wherein said metal layer comprises copper.
14. The method according to claim 1 wherein said step of filling said trench with a metal layer comprises:
depositing a barrier metal layer within said trench; and
depositing said a copper layer overlying said barrier metal layer by one of the group consisting of: chemical vapor deposition, physical vapor deposition, electroless plating, and electrochemical plating.
15. A method of metallization in the fabrication of an integrated circuit device comprising:
providing a dielectric layer over a region to be contacted on a substrate wherein said dielectric layer has a dielectric constant of less than 3;
depositing an undoped silicate glass (USG) layer overlying said dielectric layer;
forming a mask over said USG layer wherein said mask has a first opening of a first width;
etching a second opening in said USG layer where it is exposed by said mask wherein said second opening has a second width smaller than said first width and wherein said second opening has inwardly sloping sidewalls;
etching a trench through said dielectric layer to said region to be contacted through said second opening whereby said trench has a width equal to said second width; and
filling said trench with a metal layer and planarizing said metal layer to complete said metallization in said fabrication of said integrated circuit device.
16. The method according to claim 15 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures are selected from the group consisting of: gate electrodes, source regions, drain regions, and metal lines.
17. The method according to claim 15 wherein said region to be contacted is selected from the group consisting of: a gate electrode, a source/drain region, and a metal line.
18. The method according to claim 15 wherein said dielectric layer is a spin-on dielectric material having a hydrogen carbon base.
19. The method according to claim 15 wherein said USG layer has a thickness of between about 1000 and 2500 Angstroms.
20. The method according to claim 15 wherein said second width is about half of said first width.
21. The method according to claim 15 wherein said first width is about 0.24 μm and wherein said second width is as small as 0.15 μm or 0.10 μm.
22. The method according to claim 15 wherein said step of etching a second opening in said USG layer comprises etching with the etching gases consisting of: CF4, O2, and Ar at a pressure of between about 30 and 150 mTorr with a wafer chuck temperature of between about −10 and 10° C.
23. The method according to claim 15 wherein said step of filling said trench with a metal layer comprises:
depositing a copper layer by ion metal plasma conformally into said trench;
filling said trench with copper using an electrochemical plating process; and
polishing back said copper to complete said filling of said trench.
24. The method according to claim 15 wherein said metal layer comprises copper.
25. The method according to claim 15 wherein said step of filling said trench with a metal layer comprises:
depositing a barrier metal layer within said trench; and
depositing a copper layer overlying said barrier metal layer by one of the group consisting of: chemical vapor deposition, physical vapor deposition, electroless plating, and electrochemical plating.
26. A method of metallization in the fabrication of an integrated circuit device comprising:
providing a dielectric layer over a region to be contacted on a substrate wherein said dielectric layer has a dielectric constant of less than 3;
depositing an undoped silicate glass (USG) layer overlying said dielectric layer;
forming a mask over said USG layer wherein said mask has a first opening of a first width;
etching a second opening in said USG layer where it is exposed by said mask wherein said second opening has a second width smaller than said first width, wherein said second opening has inwardly sloping sidewalls and wherein said etching is performed using CF4, O2, and Ar gases with a wafer chuck temperature between 10 and 10° C. or below;
etching a trench through said dielectric layer to said region to be contacted through said second opening whereby said trench has a width equal to said second width; and
filling said trench with a metal layer and planarizing said metal layer to complete said metallization in said fabrication of said integrated circuit device.
27. The method according to claim 26 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures are selected from the group consisting of: gate electrodes, source regions, drain regions, and metal lines.
28. The method according to claim 26 wherein said region to be contacted is selected from the group consisting of: a gate electrode, a source/drain region, and a metal line.
29. The method according to claim 26 wherein said dielectric layer is a spin-on dielectric material having a hydrogen carbon base.
30. The method according to claim 26 wherein said USG layer has a thickness of between about 1000 and 2500 Angstroms.
31. The method according to claim 26 wherein said second width is about half of said first width.
32. The method according to claim 26 wherein said first width is about 0.24 μm and wherein said second width is as small as 0.15 μm or 0.10 μm.
33. The method according to claim 26 wherein said step of filling said trench with a metal layer comprises:
depositing a copper layer by ion metal plasma conformally into said trench;
filling said trench with copper using an electrochemical plating process; and
polishing back said copper to complete said filling of said trench.
34. The method according to claim 26 wherein said metal layer comprises copper.
35. The method according to claim 26 wherein said step of filling said trench with a metal layer comprises:
depositing a barrier metal layer within said trench; and
depositing a copper layer overlying said barrier metal layer by one of the group consisting of: chemical vapor deposition, physical vapor deposition, electroless plating, and electrochemical plating.
Description
BACKGROUND OF THE INVENTION

(1) Field of the Invention

The invention relates to a method of trench etching in the fabrication of integrated circuits, and more particularly, to a method of trench etching where the trenches are sized down from the design mask size by etching in the manufacture of integrated circuits.

(2) Description of the Prior Art

Damascene and dual damascene processes have become a future trend in metallization. Trenches or vias and trenches are etched in an insulating layer. The trenches or vias and trenches are inlaid with metal to complete the contacts. In order to reduce RC delay to a minimum, low dielectric constant materials (k<3) are preferably used as the insulating layer. Trenches or vias and trenches are etched through the low-k film typically using a photoresist mask. At present, ion metal plasma (IMP) can successfully coat a thin film of about 300 Angstroms on the sidewall of a 0.24 μm trench having a 2000 Angstrom top side thickness. Assuming that the overhang percentage of the IMP layer is 5%, this may pose a problem as the trench size shrinks to 0.15 μm or lower. It may not be possible to coat a uniform sidewall thin film for subsequent electrochemical plating processes, for example.

U.S. Pat. No. 6,114,250 to Ellingboe et al and U.S. Pat. No. 6,096,655 to Lee et al teach a via etch through a low-k film using a hard mask. U.S. Pat. No. 6,165,898 to Jang et al discloses a dual-damascene etch using a hard mask. U.S. Pat. No. 4,729,815 to Leung shows a via etch using a hard mask where the via has a gentle slope. U.S. Pat. No. 5,843,846 to Nguyen et al shows an etch to form rounded corners.

SUMMARY OF THE INVENTION

A principal object of the present invention is to provide an effective and very manufacturable method of etching trenches in the fabrication of integrated circuit devices.

Another object of the invention is to provide a method of etching trenches through a low dielectric constant material layer in the fabrication of integrated circuit devices.

Yet another object of the invention is to provide a method of etching trenches through a low-k material layer using a hard mask.

A further object of the invention is to provide a method of etching trenches through a low-k material layer using a hard mask wherein the trenches are sized down from the mask size by etching.

Yet another object of the invention is to provide a method of etching trenches through a low-k material layer using a hard mask wherein the trenches are sized down from the mask size by etching without sacrificing a vertical trench profile.

In accordance with the objects of this invention a method of etching trenches through a low-k material layer using a hard mask wherein the trenches are sized down from the mask size by etching without sacrificing a vertical trench profile is achieved. A low-k dielectric material is provided over a region to be contacted on a substrate. A hard mask layer is deposited overlying the dielectric material. A mask is formed over the hard mask layer wherein the mask has a first opening of a first width. A second opening is etched in the hard mask layer where it is exposed by the mask wherein the second opening has a second width smaller than the first width and wherein the second opening has inwardly sloping sidewalls. A trench is etched through the dielectric layer to the region to be contacted through the second opening whereby the trench has a width equal to the second width. The trench is filled with a metal layer to complete fabrication of the integrated circuit device.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings forming a material part of this description, there is shown:

FIGS. 1 through 7 schematically illustrate in cross-sectional representation a preferred embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention provides a method to etch trenches through a low dielectric constant material layer using a hard mask. The critical dimension of the trenches can be decreased by the unique etching process of the invention. For example, using a 0.24 μm design mask, the trenches can be sized down to 0.15 or 0.10 μm.

It will be understood by those skilled in the art that the process of the present invention is not limited to the damascene embodiments described in detail herein, but may be used in any application in which it is desired to decrease the critical dimension of trenches without changing a mask.

Referring now more particularly to FIG. 1, there is illustrated a portion of a partially completed integrated circuit device. There is shown a semiconductor substrate 10, preferably composed of monocrystalline silicon. Semiconductor device structures, such as gate electrodes and source and drain regions, not shown, may be formed in and on the semiconductor substrate. These semiconductor device structures are covered with an insulating layer such as silicon oxide. A first layer of metallization may also be provided. The semiconductor device structures and insulating layer thereover are represented by 12 in FIG. 1. 14 is a region to be contacted by a damascene process in the illustrated embodiment of the present invention. 14 may be a semiconductor device structure such as a gate electrode or source or drain region or it may be a first metal line, for example. A capping layer 18 may be formed overlying the region 14 to be contacted.

Now, a low dielectric constant material 22 is deposited overlying the substrate. For example, the low-k material may be any spin-on dielectric having a hydrogen carbon base, such as SILK, HOSP, FLARE, and so on, deposited to a thickness of between about 1000 and 10,000 Angstroms. The low-k material should have a dielectric constant of less than 3.

A hard mask layer 24 is deposited over the low-k layer 22. The hard mask layer 24 preferably comprises an undoped silicate glass (USG) layer having a thickness of between about 1000 and 2500 Angstroms. The hard mask may alternatively comprise other materials such as tetraethoxysilane (TEOS) oxide, silicon carbide, silicon nitride, and BLOK.

Now the hard mask layer 24 will be patterned using a design mask having a particular sized opening, for example 0.24 μm. For example, a photoresist layer 30 is coated over the hard mask layer and exposed through the reticle. The exposed area is developed away to leave the photoresist mask 30, as shown in FIG. 2. The photoresist mask 30 has an opening of width W1 corresponding to the size of the design mask. The hard mask will be patterned to have a width W2 smaller than the width W1 of the opening in the design mask. This width is the critical dimension. The critical dimension can be adjusted in the hard mask using the same reticle. The final critical dimension is controlled by the hard mask thickness and not by lithography exposure parameters.

Referring now to FIG. 3, the hard mask 24 is patterned using the novel technique of the present invention. The hard mask is etched using CF4, O2, and Ar at a pressure of between about 30 and 150 mTorr and at a temperature of between about −10 and 10° C. CF4 is flowed about between about 60 and 100 sccm, O2 is flowed at between about 5 and 30 sccm, and Ar is flowed at between about 100 and 200 sccm. Using this recipe, the hard mask is etched through with a smaller width W2 than the width W1 of the opening in the photoresist mask, as shown in FIG. 3. W2 is smaller than W1 because the hard mask material shrinks during etching in low temperature. Conventional oxide etching uses a temperature of about 40° C. The CD shrinkage can be controlled by the hard mask thickness or by reducing the press sure to further shrink the CD.

It is a key feature of the novel etching recipe of the present invention that the wafer chuck has a sub-zero temperature. Based on experience, the sub-zero wafer chuck temperature will result in a substrate temperature of less than about 100° C. Low temperature in the USG etching will cause a higher deposition rate, resulting in the tapered sidewalls illustrated in FIG. 3.

Now, the low-k material is etched through using N2 and H2 chemistry. N2 is flowed at 50 to 250 sccm and H2 is flowed at between about 150 and 350 sccm under a pressure of between about 30 and 200 mTorr at −10 to 10° C. Most preferably, N2 is flowed at 200 sccm and H2 is flowed at 200 sccm under pressure of 160 mTorr at −10° C. THe photoresist mask is removed during etching of the low-k material layer 22.

FIG. 4 illustrates the trench 35 etched through the low-k material through the hard mask 24. The low-k material is not undercut in the process of the present invention because sufficient sidewall protecxction is achieved at −10° C. The resulting trench has a critical dimension (width W2) of 0.15 μm or lower. This critical dimension has been achieved using a reticle with a larger critical dimension W1 of as much as twice the final critical dimension W2 of the trench. Since the critical dimension can be adjusted by the etching recipe of the present invention using the existing reticle, time and cost of making a new reticle is saved every time the critical dimension is reduced.

Referring now to FIG. 5, yhe capping layer 18 is etched through as is conventional in the art to provide an opening to the region 14 to be contacted. A barrier metal layer such as tantalum, titanium nitride, or tantalum nitride, not shown, may be deposited conformally within the trench opening. Then, a metal layer will be deposited to fill the trench. For example, a copper layer 40 may be deposited by ion metal plasma (IMP) conformally over the hard mask and within the trench opening. The gentle slope of the hard mask can reduce the effect of the IMP overhang, thus extending the usefulness of IMP to 0.15 to 0.10 μm technology and beyond.

Referring now to FIG. 6, copper 42 is formed within the trench by electrochemical plating, for example. Other methods such as chemical vapor deposition, physical vapor deposition, or electroless plating could be used. The copper is polished back to leave copper 42 only within the trench opening, completing the metal inlay as shown in FIG. 7. A substantial portion of the hard mask will also be removed during the overpolishing step. Processing continues as is conventional in the art to complete fabrication of the integrated circuit device.

The process of the present invention provides a novel etching recipe and technique that will efficiently reduce critical dimension using an existing reticle and scanning system. The unique low temperature process can reduce the critical dimension to as low as 0.15 to 0.10 μm. A sloped profile is achieved for the hard mask, thus circumventing possible metallization problems.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4729815Jul 21, 1986Mar 8, 1988Motorola, Inc.Multiple step trench etching process
US5843846Dec 31, 1996Dec 1, 1998Intel CorporationEtch process to produce rounded top corners for sub-micron silicon trench applications
US6096655Sep 2, 1998Aug 1, 2000International Business Machines, CorporationMethod for forming vias and trenches in an insulation layer for a dual-damascene multilevel interconnection structure
US6114250Aug 17, 1998Sep 5, 2000Lam Research CorporationIn a plasma processing chamber
US6136624 *Mar 9, 1998Oct 24, 2000Kabushiki Kaisha ToshibaArray substrate, liquid crystal display device and their manufacturing method
US6143649 *Feb 5, 1998Nov 7, 2000Micron Technology, Inc.Forming layer of conductive material in dielectric layer, forming layer of hard mask material onto portion thereof, etching hard mask material to expose portion of first layer, forming facets on hard mask layer, forming via in first layer
US6165898Oct 23, 1998Dec 26, 2000Taiwan Semiconductor Manufacturing CompanyDual damascene patterned conductor layer formation method without etch stop layer
US6171951 *Oct 30, 1998Jan 9, 2001United Microelectronic Corp.Dual damascene method comprising ion implanting to densify dielectric layer and forming a hard mask layer with a tapered opening
US6211071 *Apr 22, 1999Apr 3, 2001Advanced Micro Devices, Inc.Optimized trench/via profile for damascene filling
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6511902 *Mar 26, 2002Jan 28, 2003Macronix International Co., Ltd.Fabrication method for forming rounded corner of contact window and via by two-step light etching technique
US6524964 *May 30, 2002Feb 25, 2003Hynix Semiconductor Inc.Method for forming contact by using ArF lithography
US6743712 *Jul 12, 2002Jun 1, 2004Intel CorporationMethod of making a semiconductor device by forming a masking layer with a tapered etch profile
US6774032 *May 30, 2003Aug 10, 2004Intel CorporationMethod of making a semiconductor device by forming a masking layer with a tapered etch profile
US6921724 *Sep 4, 2002Jul 26, 2005Lam Research CorporationVariable temperature processes for tunable electrostatic chuck
US6953746 *Nov 24, 2003Oct 11, 2005Sony CorporationMethod of manufacturing a semiconductor apparatus with a tapered aperture pattern to form a predetermined line width
US7030008Sep 12, 2003Apr 18, 2006International Business Machines CorporationTechniques for patterning features in semiconductor devices
US7071112Oct 21, 2002Jul 4, 2006Applied Materials, Inc.BARC shaping for improved fabrication of dual damascene integrated circuit features
US7125645 *Apr 10, 2002Oct 24, 2006United Microelectronics Corp.Composite photoresist for pattern transferring
US7291553 *Mar 8, 2005Nov 6, 2007Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming dual damascene with improved etch profiles
US7297628 *Nov 19, 2003Nov 20, 2007Promos Technologies, Inc.Dynamically controllable reduction of vertical contact diameter through adjustment of etch mask stack for dielectric etch
US7384728Aug 20, 2006Jun 10, 2008United Microelectronics Corp.First organic layer, silicon-containing sacrificial layer, and second organic layer; photolithographically patterning the 2nd organic layer and using it as a mask to etch the sacrificial layer; using the etched sacrificial layer as a mask to etch first organic layer; using product to etch the substrate
US7517638Mar 2, 2005Apr 14, 2009Sony CorporationMethod of manufacturing a semiconductor apparatus with a tapered aperture pattern to form a predetermined line width
US7545041Jan 23, 2006Jun 9, 2009International Business Machines CorporationTechniques for patterning features in semiconductor devices
US7718345Apr 14, 2008May 18, 2010United Microelectronics Corp.Composite photoresist structure
US8093529 *Aug 19, 2008Jan 10, 2012Hitachi High-Technologies CorporationControl method of a temperature of a sample
US20110306201 *Aug 24, 2011Dec 15, 2011Takayuki EndaSemiconductor device and method of fabricating the same
US20130214391 *Feb 17, 2012Aug 22, 2013International Business Machines CorporationLateral-Dimension-Reducing Metallic Hard Mask Etch
USRE38914Dec 26, 2002Dec 6, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Dual damascene patterned conductor layer formation method without etch stop layer
CN1333456C *Oct 21, 2004Aug 22, 2007海力士半导体有限公司Method for fabricating semiconductor device with fine patterns
CN100549820COct 27, 2005Oct 14, 2009台湾积体电路制造股份有限公司Method for forming dual damascene with improved etch profiles
CN102299100BJun 23, 2010May 14, 2014中芯国际集成电路制造(上海)有限公司接触孔的制作方法
DE102004042169B4 *Aug 31, 2004Aug 20, 2009Advanced Micro Devices, Inc., SunnyvaleTechnik zur Erhöhung des Füllvermögens in einem elektrochemischen Abscheideprozess durch Verrundung der Kanten und Gräben
DE102008045036A1 *Aug 29, 2008Jul 15, 2010Advanced Micro Devices, Inc., SunnyvaleVerringern kritischer Abmessungen und Kontaktdurchführungen und Kontakten über der Bauteilebene von Halbleiterbauelementen
DE102008045036B4 *Aug 29, 2008Jun 22, 2011GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG, 01109Verringern kritischer Abmessungen von Kontaktdurchführungen und Kontakten über der Bauteilebene von Halbleiterbauelementen
WO2005036625A1 *May 13, 2004Apr 21, 2005IbmTechniques for patterning features in semiconductor devices
Classifications
U.S. Classification438/623, 257/E21.578, 438/687, 438/645, 438/631, 438/643, 438/640
International ClassificationH01L21/768
Cooperative ClassificationH01L21/76804
European ClassificationH01L21/768B2B
Legal Events
DateCodeEventDescription
Jul 11, 2006FPExpired due to failure to pay maintenance fee
Effective date: 20060514
May 15, 2006LAPSLapse for failure to pay maintenance fees
Nov 30, 2005REMIMaintenance fee reminder mailed
Sep 3, 2002CCCertificate of correction
Jun 25, 2001ASAssignment
Owner name: INSTITUTE OF MICROELECTRONICS, SINGAPORE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAN LOKE, NELSON CHOU;MOITREYEE, MUKHERJEE-ROY;XIE, JOSEPH;REEL/FRAME:011953/0487
Effective date: 20010615
Owner name: INSTITUTE OF MICROELECTRONICS SCIENCE PARK II 11 S
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAN LOKE, NELSON CHOU /AR;REEL/FRAME:011953/0487