|Publication number||US6399431 B1|
|Application number||US 09/531,786|
|Publication date||Jun 4, 2002|
|Filing date||Mar 21, 2000|
|Priority date||Mar 21, 2000|
|Publication number||09531786, 531786, US 6399431 B1, US 6399431B1, US-B1-6399431, US6399431 B1, US6399431B1|
|Inventors||Jun Song, Ting Cheong Ang, Shyue Fong Quek, Sang Yee Loong|
|Original Assignee||Chartered Semiconductor Manufacturing Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (15), Non-Patent Citations (1), Referenced by (2), Classifications (18), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
(1) Field of the Invention
The present invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of forming an electrostatic discharge device using silicon-on-insulator (SOI) technology in the fabrication of integrated circuits.
(2) Description of the Prior Art
Electrostatic discharge (ESD) refers to a high voltage accidentally applied to an integrated circuit. ESD can result from either automated or human handling. If the voltage applied to the gate insulator becomes excessive, the gate oxide can break down. MOSFET devices are particularly vulnerable to ESD damage. Because of this danger, ESD protection transistors are fabricated to direct ESD current away from the circuit it is protecting.
An isolation technology that depends on completely surrounding devices by an insulator is referred to as silicon-on-insulator (SOI) technology. In general, the advantages of SOI technology include simple fabrication sequence, reduced capacitive coupling between circuit elements, and increased packing density. The SOI technology is discussed in Silicon Processing for the VLSI Era, Vol. 2, by S. Wolf, Lattice Press, Sunset Beach, Calif., c. 1990, pp. 66-67. The SOI process technology presents a challenge to ESD protection because the presence of the insulator layer (I) sandwiched between the two silicon layers prevents discharging of charges. This may lead to more severe ESD. The present invention overcomes these challenges and uses silicon-on-insulator (SOI) technology to make an electrostatic discharge (ESD) device.
A number of patents present a variety of methods to form ESD devices. U.S. Pat. No. 5,585,299 to Hsu shows a process for forming ESD and FET devices using selective masking processes. U.S. Pat. No. 5,141,898 to Lapham shows a ESD device having a thick oxide formed at low temperature. U.S. Pat. No. 5,674,761 to Chang et al discloses a P/N diode ESD device. None of these patents show an ESD device using SOI technology.
Accordingly, the primary object of the invention is to provide a process for forming an electrostatic discharge device in the fabrication of integrated circuits.
A further object of the invention is to provide a process for forming an electrostatic discharge device using silicon-on-insulator technology.
In accordance with the objects of the invention, a method for forming an electrostatic discharge device using silicon-on-insulator technology is achieved. A silicon-on-insulator substrate is provided comprising a semiconductor substrate underlying an oxide layer underlying a silicon layer. The silicon layer and oxide layer are patterned to form gate electrodes wherein the semiconductor substrate is exposed between two of the gate electrodes. Ions are implanted into the exposed semiconductor substrate to form source and drain regions adjacent to one of the gate electrodes. Spacers are formed on sidewalls of the gate electrodes. An interlevel dielectric layer is deposited overlying the gate electrodes. Openings are formed through the interlevel dielectric layer to the source and drain regions and filled with a conducting layer. The conducting layer is patterned to form conducting lines to complete formation of an electrostatic discharge device in the fabrication of integrated circuits.
In the accompanying drawings forming a material part of this description, there is shown:
FIGS. 1 through 6 are cross-sectional representations of a preferred embodiment of the present invention.
FIGS. 1-6 illustrate a process for making a thick oxide ESD device using silicon-on-insulator technology. It should be understood by those skilled in the art that the present invention should not be limited to the embodiment illustrated herein, but can be applied and extended without exceeding the scope of the invention.
Referring now more particularly to FIG. 1, there is shown a semiconductor substrate 10. A silicon-on-insulator substrate is fabricated according to any of the conventional methods, and preferably by SIMOX, silicon implant through oxide, or wafer bonding techniques. The resulting SOI substrate comprises a layer of oxide 12 over the silicon substrate 10 having a thickness of between about 1000 and 2000 Angstroms. The thickness of the oxide is important because the oxide will form the gate dielectric of the ESD device. The oxide thickness determines the turn-on voltage of the ESD protection device.
A second silicon layer 16 is epitaxially grown on the oxide layer 12 to a thickness of between about 500 and 3000 Angstroms. The thickness of this silicon layer is important because the silicon layer 16 determines the height of the polysilicon gate of the ESD transistor.
Referring now to FIG. 2, the silicon and oxide layers 16 and 12 are patterned using a gate mask pattern to form gate electrodes 18 and 19, as shown.
Now, an implant mask 20 is formed over the structures to protect the gate electrodes 18 which are not part of the ESD device. Gate electrode 19 will form the ESD device and is exposed to the ion implantation. A source/drain implant 22 is performed through the implant mask. Phosphorus or arsenic ions are implanted into the silicon substrate 10 with an energy of between about 10 and 300 KeV and dosage of between about 1 E 13 and 5 E 15 atoms/cm2 to form N+ regions 24. Ions implanted into the exposed silicon 16 of the gate electrode 19 determines the threshold voltage of the device. Alternatively, p-type implants could be made to form P+ regions rather than N+ regions 24. If P+ regions are to be formed, an N-well must first be formed within the silicon substrate 10. P+ regions are not shown, but it will be understood by those skilled in the art that P+ regions will be formed in the same way as the N+ regions.
Referring now to FIG. 4, the implant mask 20 is stripped. A layer of silicon nitride is deposited over the structures and etched back anisotropically to form spacers 26 on the sidewalls of the gate electrodes 18 and 19.
An interlevel dielectric layer (ILD) 30 is blanket deposited over the substrate to a thickness of between about 4000 to 10,000 Angstroms, as shown in FIG. 4. The ILD layer may comprise borophosphosilicate glass (BPSG), fluorine-doped silicate glass (FSG), or undoped silicate glass (USG), for example. Self-aligned contacts (SAC) are etched through the ILD layer 30 to the underlying source/drain regions 24. The spacers 26 comprise a different material than the ILD layer. The openings 35 are etched using an etch chemistry having a high selectivity for the ILD layer material with respect to the spacer material 26. SAC openings 33 are illustrated in FIG. 5.
FIG. 6 illustrates the formation of interconnection lines 38/40. A conducting layer, such as AlCu, is deposited over the substrate and within the contact openings. The conducting layer 38 may be etched back to leave plugs 38 followed by deposition and patterning of conducting lines 40. Alternatively, 38 and 40 may be one layer that is deposited over the ILD layer and within the openings and patterned to form connection lines 38/40.
This completes formation of the electrostatic discharge device. The gate electrode 19, source/drain regions 24, and connecting lines 38/40 form the ESD device of the invention.
The process of the present invention results in the formation a thick oxide electrostatic discharge device. The use of silicon-on-insulator technology provides the thick oxide surrounding the gate. The fabrication of the ESD device of the invention is compatible with SOI technology because the insulator of the SOI is used as the gate dielectric of the ESD device. In addition, the fabrication process is simple and compatible with conventional transistor fabrication.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5141898||Sep 27, 1991||Aug 25, 1992||Analog Devices, Incorporated||Integrated circuit with means for reducing ESD damage|
|US5166084 *||Sep 3, 1991||Nov 24, 1992||Motorola, Inc.||Process for fabricating a silicon on insulator field effect transistor|
|US5389566 *||Mar 28, 1994||Feb 14, 1995||Motorola Inc.||Method of forming a ferromagnetic memory device|
|US5585299||Mar 19, 1996||Dec 17, 1996||United Microelectronics Corporation||Process for fabricating a semiconductor electrostatic discharge (ESD) protective device|
|US5674761||May 2, 1996||Oct 7, 1997||Etron Technology, Inc.||Method of making ESD protection device structure for low supply voltage applications|
|US5716875 *||Mar 1, 1996||Feb 10, 1998||Motorola, Inc.||Method for making a ferroelectric device|
|US5821160 *||Jun 6, 1996||Oct 13, 1998||Motorola, Inc.||Method for forming a laser alterable fuse area of a memory cell using an etch stop layer|
|US5872041 *||Sep 18, 1997||Feb 16, 1999||Nan Ya Technology Corp.||Method for fabricating electrodes of a semiconductor capacitor|
|US5898619 *||May 16, 1994||Apr 27, 1999||Chang; Ko-Min||Memory cell having a plural transistor transmission gate and method of formation|
|US5949706 *||Jan 26, 1999||Sep 7, 1999||Motorola, Inc.||Static random access memory cell having a thin film transistor (TFT) pass gate connection to a bit line|
|US5960270 *||Aug 11, 1997||Sep 28, 1999||Motorola, Inc.||Method for forming an MOS transistor having a metallic gate electrode that is formed after the formation of self-aligned source and drain regions|
|US6004837 *||Feb 18, 1998||Dec 21, 1999||International Business Machines Corporation||Dual-gate SOI transistor|
|US6010927 *||Oct 28, 1997||Jan 4, 2000||Motorola, Inc.||Method for making a ferroelectric device having a tantalum nitride barrier layer|
|US6238967 *||Apr 12, 1999||May 29, 2001||Motorola, Inc.||Method of forming embedded DRAM structure|
|JP2000311951A *||Title not available|
|1||S. Wolf, "Silicon Processing for the VLSI Era", vol. 2: Process Integration, Lattice Press, Sunset Beach, CA, c. 1990, pp. 66-67.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7075155||Jun 14, 2004||Jul 11, 2006||Advanced Micro Devices, Inc.||Structure for protecting a semiconductor circuit from electrostatic discharge and a method for forming the structure|
|US20080290424 *||Aug 4, 2008||Nov 27, 2008||Texas Instruments Incorporated||Transistor design self-aligned to contact|
|U.S. Classification||438/197, 438/585, 438/396, 257/E29.295, 257/E27.112, 257/E21.703, 438/157|
|International Classification||H01L27/02, H01L29/786, H01L21/84, H01L27/12|
|Cooperative Classification||H01L27/1203, H01L21/84, H01L29/78603, H01L27/0266|
|European Classification||H01L21/84, H01L29/786A, H01L27/12B|
|Mar 21, 2000||AS||Assignment|
Owner name: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., SINGAP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, JUN;ANG, TING CHEONG;QUEK, SHYUE FONG;AND OTHERS;REEL/FRAME:010697/0695
Effective date: 20000222
|Nov 17, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Nov 10, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Nov 6, 2013||FPAY||Fee payment|
Year of fee payment: 12