|Publication number||US6408786 B1|
|Application number||US 09/401,193|
|Publication date||Jun 25, 2002|
|Filing date||Sep 23, 1999|
|Priority date||Sep 23, 1999|
|Also published as||CN1215525C, CN1327612A, CN1734710A, CN100392804C, DE60006933D1, DE60006933T2, EP1138055A1, EP1138055B1, WO2001022471A1|
|Publication number||09401193, 401193, US 6408786 B1, US 6408786B1, US-B1-6408786, US6408786 B1, US6408786B1|
|Inventors||William S. Kennedy, Robert A. Maraschin, Jerome S. Hubacek|
|Original Assignee||Lam Research Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (29), Non-Patent Citations (2), Referenced by (70), Classifications (14), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The invention relates to semiconductor processing equipment and more particularly to a ceramic liner for a processing chamber such as a plasma etching chamber.
In the field of semiconductor processing, vacuum processing chambers are generally used for etching and chemical vapor deposition (CVD) of materials on substrates by supplying an etching or deposition gas to the vacuum chamber and application of an RF field to the gas to energize the gas into a plasma state. Examples of parallel plate, transformer coupled plasma (TCP™) which is also called inductively coupled plasma (ICP), and electron-cyclotron resonance (ECR) reactors and components thereof are disclosed in commonly owned U.S. Pat. Nos. 4,340,462; 4,948,458; 5,200,232 and 5,820,723. Because of the corrosive nature of the plasma environment in such reactors and the requirement for minimizing particle and/or heavy metal contamination, it is highly desirable for the components of such equipment to exhibit high corrosion resistance.
During processing of semiconductor substrates, the substrates are typically held in place within the vacuum chamber on substrate holders by mechanical clamps and electrostatic clamps (ESC). Examples of such clamping systems and components thereof can be found in commonly owned U.S. Pat. Nos. 5,262,029 and 5,838,529. Process gas can be supplied to the chamber in various ways such as by gas nozzles, gas rings, gas distribution plates, etc. An example of a temperature controlled gas distribution plate for an inductively coupled plasma reactor and components thereof can be found in commonly owned U.S. Pat. No. 5,863,376.
Aluminum and aluminum alloys are commonly used for walls of plasma reactors. In order to prevent corrosion of the walls, various techniques have been proposed for coating the aluminum surface with various coatings. For instance, U.S. Pat. No. 5,641,375 discloses that aluminum chamber walls have been anodized to reduce plasma erosion and wear of the walls. The '375 patent states that eventually the anodized layer is sputtered or etched off and the chamber must be replaced. U.S. Pat. No. 5,680,013 states that a technique for flame spraying Al2O3 on metal surfaces of an etching chamber is disclosed in U.S. Pat. No. 4,491,496. The '013 patent states that the differences in thermal expansion coefficients between aluminum and ceramic coatings such as aluminum oxide leads to cracking of the coatings due to thermal cycling and eventual failure of the coatings in corrosive environments. U.S. Pat. No. 5,085,727 discloses a carbon coating for walls of a plasma chamber wherein the coating is deposited by plasma assisted CVD.
In order to protect the chamber walls, U.S. Pat. Nos. 5,366,585; 5,556,501; 5,788,799; 5,798,016; and 5,885,356 propose liner arrangements. For instance, the '585 patent discloses a free standing ceramic liner having a thickness of at least 0.005 inches and machined from solid alumina. The '585 patent also mentions use of ceramic layers which are deposited without consuming the underlying aluminum can be provided by flame sprayed or plasma sprayed aluminum oxide. The '501 patent discloses a process-compatible liner of polymer or quartz or ceramic. The '799 patent discloses a temperature controlled ceramic liner having a resistance heater embedded therein and the ceramic can be alumina, silica, titania, zirconia, silicon carbide, titanium carbide, zirconium carbide, aluminum nitride, boron nitride, silicon nitride and titanium nitride. The '016 patent discloses a liner of ceramics, aluminum, steel and/or quartz with aluminum being preferred for its ease of machinability and having a coating of aluminum oxide, Sc2O3 or Y2O3, with Al2O3 being preferred for coating aluminum to provide protection of the aluminum from plasma. The '356 patent discloses a ceramic liner of alumina and a ceramic shield of aluminum nitride for the wafer pedestal for use in CVD chambers. U.S. Pat. No. 5,904,778 discloses a SiC CVD coating on free standing SiC for use as a chamber wall, chamber roof, or collar around the wafer. U.S. Pat. No. 5,292,399 discloses a SiC ring surrounding a wafer pedestal. A technique for preparing sintered SiC is disclosed in U.S. Pat. No. 5,182,059.
With regard to plasma reactor components such as showerhead gas distribution systems, various proposals have been made with respect to the materials of the showerheads. For instance, commonly owned U.S. Pat. No. 5,569,356 discloses a showerhead of silicon, graphite, or silicon carbide. U.S. Pat. No. 5,888,907 discloses a showerhead electrode of amorphous carbon, SiC or Al. U.S. Pat. Nos. 5,006,220 and 5,022,979 disclose a showerhead electrode either made entirely of SiC or a base of carbon coated with SiC deposited by CVD to provide a surface layer of highly pure SiC.
In view of the need for high purity and corrosion resistance for components of semiconductor processing equipment, there is a need in the art for improvements in materials and/or coatings used for such components. Moreover, with regard to the chamber materials, any materials which can increase the service life of a plasma reactor chamber and thus reduce the down time of the apparatus, would be beneficial in reducing the cost of processing the semiconductor wafers.
The invention provides a tiled liner for a plasma processing chamber wherein semiconductor substrates can be processed. The tiled liner comprises an assembly of ceramic tiles located inwardly of a sidewall of the chamber. The plasma chamber can include a substrate support, a gas supply and an energy source. The substrate support on which one or more substrates can be processed is located within the interior space of the chamber. The chamber sidewall is spaced outwardly of a periphery of the substrate support and the gas supply supplies process gas to the interior space. The energy source energizes the process gas in the interior space into a plasma state during processing of the substrate.
According to a preferred embodiment, the tiled liner is supported by a resilient support member such as an elastomeric joint or an elastically bendable metal frame. For instance, the resilient support can comprise an elastomeric joint which attaches each of the ceramic tiles to a respective metal backing member. The metal backing members can be supported on an elastically bendable metal frame supported by a thermally controlled member such that heat can be withdrawn from the ceramic tiles via a thermal path which extends through the elastomeric joint, the metal backing members and the bendable metal frame to the thermally controlled member. Alternatively, the resilient support can comprise an elastomeric joint between each of the ceramic tiles and the chamber sidewall.
The tiles can be a series of interlocked ceramic tiles such as SiC tiles. The elastically bendable metal frame can include an inner frame member and an outer frame member, the inner frame member being supported by the outer frame member and the outer frame member being supported by the chamber. The inner and outer metal frame members can be configured to allow differential thermal stresses on the tiled liner and the frame members to be accommodated during operation of the plasma processing system. In such an arrangement, an upper portion of the outer frame member can be supported by a thermally controlled part of the chamber, a lower portion of the outer frame member can be attached to a lower portion of the inner frame member, and the tiled liner can be supported by the inner frame member. Further, the bendable metal frame can include a continuous upper portion and a segmented lower portion. For instance, the bendable metal frame can be cylindrical and the segmented lower portion can comprise axially extending segments separated from each other by axially extending slots. If the inner and outer metal frame members are cylindrical and include continuous upper portions and segmented lower portions, the segmented lower portions comprise axially extending segments separated from each other by axially extending slots.
According to another embodiment of the invention, a ceramic plasma screen extends inwardly from a lower portion of the tiled liner, the ceramic plasma screen including passages through which process gas and reaction byproducts are removed from the interior of the chamber during processing of a substrate. For instance, the ceramic plasma screen can comprise a plurality of discrete screen segments supported in an annular space between the chamber sidewall and the substrate support, the passages comprising slots extending radially inwardly from the chamber sidewall. The ceramic plasma screen can be attached to the bendable metal frame by an electrically conductive elastomeric joint and the plasma screen can be electrically grounded to the bendable metal frame by the elastomeric joint.
FIG. 1 shows a plasma reaction chamber in accordance with a first embodiment of the invention wherein a tiled liner supported on a resilient frame surrounds a substrate support;
FIG. 2 shows the plasma reaction chamber of FIG. 1 without various components including the liner;
FIG. 3 shows an embodiment of the invention wherein the ceramic liner comprises a series of tiles mounted on backing plates;
FIG. 4 shows a perspective view of the plasma reaction chamber of FIG. 3;
FIG. 5 shows details of a wafer introducing slot in the plasma reaction chamber of FIG. 3;
FIG. 6 shows how the edges of the tiles of FIG. 3 fit together in an interlocking arrangement; and
FIG. 7 is a graph showing temperatures of the heater flange, tile and lower flange of the arrangement shown in FIG. 3 over the course of a 200 wafer run.
According to the invention, a tiled liner comprising an assembly of ceramic tiles can achieve one or more of the following objectives: maintaining good plasma formation by providing an electrical path to ground through the liner, avoiding process drift by providing thermal control of the liner, overcoming differential thermal expansion between ceramic and metal components by providing a resilient liner support, and preventing aluminum (“Al”) contamination by shielding Al chamber walls and components from the substrate being processed. With regard to the electrical grounding of the liner, the ceramic liner is made from an electrically conductive material. A preferred ceramic material is Si or SiC, materials which can be obtained in high purity and which have been found to exhibit high resistance to the corrosive conditions found in plasma reactors such as plasma etching chambers.
The invention provides a plasma chamber wherein various components including a ceramic liner are made of Si or SiC. Such materials are compatible in plasma environments since plasma erosion of Si or SiC produces gaseous Si or C compounds which can be pumped from the chamber without particle contamination of the substrate. With regard to thermal control, SiC has been found to exhibit exceptionally high thermal conductivity enabling the liner to be heated or cooled to a desired temperature range during processing of substrates such as silicon wafers. With regard to overcoming differential expansion, the resilient support according to the invention is designed to allow the ceramic liner to freely expand or contract within the chamber. With regard to preventing Al contamination, the ceramic liner confines the plasma inwardly of the liner and thus avoids attack of Al walls or components by the plasma.
A vacuum processing chamber according to the present invention may be used for various semiconductor plasma processing steps such as etching, deposition, resist stripping, etc. An example of a single wafer vacuum processing chamber 2 having an inductively coupled plasma source is shown in FIG. 1 wherein processing gas is supplied to the processing chamber 2 by suitable apparatus (not shown) such as gas distribution rings, gas distribution plate, injection nozzles, etc., and a vacuum is maintained in the interior 4 of the chamber by suitable vacuum pump apparatus. The substrate to be processed in the chamber can comprise a silicon semiconductor wafer 6 supported on a substrate support 8. The substrate support 8 can include an electrostatic chuck and a focus ring 10. The vacuum pump can be connected to a large outlet port 12 in an endwall such as the bottom of process chamber. The vacuum processing chamber can include a dielectric window 14, a gas distribution plate 16 and RF power can be supplied to the chamber through an external RF antenna such as a planar coil 18 outside the dielectric window 14 on an endwall such as the top of the chamber. However, the plasma generating source can be of any other type of plasma generating equipment such as that of an ECR reactor, parallel plate reactor, helicon reactor, helical resonator, etc. The plasma generating source can be attached to a modular mounting arrangement such as an annular mounting flange which is removably mounted on the endwall of the chamber.
In order to maintain a vacuum tight seal between the mounting flange and the chamber 2, suitable O-ring seals can be fitted within grooves in the endwall of the chamber 2 and RF shielding members can surround the vacuum seals. If a large vacuum force is provided by the vacuum pump, it is not necessary to utilize fasteners for attaching the mounting flange to the chamber 2. Instead, the mounting flange can simply rest on the endwall of the chamber 2. If desired, the mounting flange or another part of the plasma generating source assembly can be hinged to the chamber 2 such that the plasma generating source can be pivoted to an orientation such as a vertical orientation for servicing the interior 4 of the chamber 2.
The chamber includes a liner 20 comprised of ceramic tiles. A plasma screen 22 for confining the plasma in the space surrounding the wafer 6 extends inwardly from the lower end of the liner 20. In the embodiment shown in FIG. 1, the liner 20 is supported by an elastically bendable frame which includes an inner support frame 24 and an outer support frame 26. In order to maintain the liner at a desired temperature during processing of a substrate, a heater 28 is provided on the top of the inner frame support 24. In operation, the heater 28 is effective to heat the liner 20 and removal of heat from the liner 20 can be accomplished by a temperature controlled member 30 which withdraws heat from the liner through the inner and outer frames. Other types of:heating arrangements such as a heater embedded in the liner or suitable radiant heating arrangements can also be used. Details of a suitable radiant heater are disclosed in commonly owned U.S. Ser. No. 09/401,308 filed Sep. 23, 1999, the disclosure of which is hereby incorporated by reference.
As shown in FIG. 2, the chamber can have a modular design which allows various plasma generating sources to be mounted thereon. Further, the substrate support 8 can be supported at one end of a support arm mounted in a cantilever fashion such that the entire substrate support/support arm assembly can be removed from the chamber by passing the assembly through an opening 32 in the sidewall of the chamber. The chamber can be of any suitable material and according to a preferred embodiment of the invention the chamber is formed out of a single piece of aluminum or an aluminum alloy.
According to a first embodiment of the invention, the plasma chamber liner 20 comprises interlocking ceramic liner elements such as flat tiles 34, as shown in FIGS. 3 and 4. To provide an electrical ground path for the plasma, the tiles 34 are preferably of an electrically conductive material such as silicon or silicon carbide. Such a material provides an added benefit in that it does not contain aluminum and thus reduces Al contamination of processed substrates. According to a preferred embodiment, SiC tiles are bonded to an aluminum backing plate 36. A preferred bonding material is an electrically conductive elastomer 38 which can absorb lateral stresses caused by different thermal expansion coefficients of the SiC and Al. Each tile and backing plate assembly can be attached to the chamber wall by an elastically bendable frame 40 which includes an inner frame 42 and an outer frame 44. Temperature control of the liner is achieved by a heater 48 supplied power by electrical leads 49 and a temperature controlled member 50.
The elastomeric joint can comprise any suitable elastomeric material such as a polymer material compatible with a vacuum environment and resistant to thermal degradation at high temperatures such as above 200° C. The elastomer material can optionally include a filler of electrically and/or thermally conductive particles or other shaped filler such as wire mesh, woven or non-woven conductive fabric, etc. Polymeric materials which can be used in plasma environments above 160° C. include polyimide, polyketone, polyetherketone, polyether sulfone, polyethylene terephthalate, fluoroethylene propylene copolymers, cellulose, triacetates, silicone, and rubber. Examples of high purity elastomeric materials include one-component room temperature curing adhesives available from General Electric as RTV 133 and RTV 167, a one-component flowable heat-curable (e.g. over 100° C.) adhesive available from General Electric as TSE 3221, and a two-part addition cure elastomer available from Dow Corning as “SILASTIC.” An especially preferred elastomer is a polydimethylsiloxane containing elastomer such as a catalyst cured, e.g. Pt-cured, elastomer available from Rhodia as V217, an elastomer stable at temperatures of 250° C. and higher.
In the case where the elastomer is an electrically conductive elastomer, the electrically conductive filler material can comprise particles of a an electrically conductive metal or metal alloy. A preferred metal for use in the impurity sensitive environment of a plasma reaction chamber is an aluminum alloy such as a 5-20 weight % silicon containing aluminum base alloy. For example, the aluminum alloy can include about 15 wt % silicon. However, filler particles of silicon or silicon carbide can also be used.
A plasma screen 52 extends inwardly from a lower edge of the tiles 34. The plasma screen 52 is preferably of an electrically conductive ceramic material such as silicon or silicon carbide and includes openings 54 which are small enough to confine the plasma but allow process gas and processing byproducts to be removed by the vacuum pump.
The heater 48 can comprise an electrical resistance heating element embedded in an aluminum casting. Thus, by passing electrical current through the heating element, heat will be supplied to the aluminum casting which in turn conducts heat into the inner frame 42, the aluminum backing plates 36, the heat conductive elastomer 38 and into the tiles 34. During heating and cooling of the aluminum body of the heater, the heater will expand to a greater extent than the ceramic liner formed by the tiles 34. In order to accommodate such expansion and contraction, the inner and outer support frames are configured to be elastically bendable. For example, the frames can be segmented such that a series of axially extending lower portions thereof are separated by axially extending slits. In addition, the inner and outer frames can be configured to provide a desired amount of thermal conductance. For instance, the outer frame 44 can be of a metal such as aluminum or an aluminum alloy and a lower portion thereof can have a thickness sufficient to withdraw heat from the liner and a thin upper portion to allow adequate bending of the outer frame due to thermal stresses during processing of a semiconductor substrate.
FIG. 5 shows a portion of the chamber wall wherein a substrate such as a wafer can be introduced and removed from the chamber through a transport slot 55. In the arrangement shown in FIG. 5, some of the tiles 34 are shorter in the axial direction in the vicinity of the slot 55. The slot 55 can be formed from an integral piece of ceramic material or from another material such as anodized aluminum. For instance, the ceramic material having the slot 55 therein can comprise any suitable material such as slip cast SiC coated with CVD SiC, bulk CVD SiC, sintered SiC with or without a CVD SiC coating, reaction bonded SiC, graphite conversion SiC, or the like. FIG. 5 shows details of how the inner support frame can be fitted around the slot 55. The outer support frame (not shown) can be configured in a similar manner.
In order to prevent a line of sight between the wafer 6 and the chamber wall 46, each tile 34 can have edges 56 which interlock with mating edges of adjacent tiles, as shown in FIG. 6. As shown in this alternative embodiment, the chamber 58 can have polygonal inner surfaces 60 wherein the tiles are bonded directly to flat surfaces 60 of the chamber by an electrically and thermally conductive elastomer. Such an arrangement is advantageous in that it has fewer parts than the tile/backing plate arrangement and allows liner removal for cleaning and replacement to be carried out more quickly.
In the foregoing embodiments, the plasma in the chamber can be confined by the Si or SiC surfaces of the gas distribution plate, the liner, the plasma screen and the substrate support which extends upwardly through the inner periphery of the plasma screen. Because the Si and SiC surfaces are located between the plasma and aluminum surfaces of the chamber, sputtering of the Al surfaces by the plasma is minimized and contaminating processed wafers with Al is reduced compared to chambers having Al surfaces with line-of-sight to the processed wafer.
In the embodiment wherein the liner comprises Si or SiC tiles bonded to an aluminum backing plate by an electrically and/or thermally conductive elastomer bonding material, the tiles can be sized and/or configured to fit together in a manner which covers the entire circumference of an inner wall of the plasma chamber. The chamber wall can be of any desired configuration such as cylindrical, polygonal, etc. A suitable access opening allows passage of individual wafers into and out of the chamber and additional openings can be provided to allow various measurements to be made by conventional accessories such as process monitoring equipment. The tiles can have a flat rectangular surface facing the interior of the chamber. Alternatively, the exposed surface of the tiles can be curved such that the tiles form a cylindrical inner wall of the chamber.
In the embodiment wherein the tile and backing plate assemblies are bolted to an Al inner support frame which extends around the inner wall of the chamber, the thermal stresses generated during start-up, operation and shut-down of the plasma chamber can be accommodated. The number of SiC tiles can be chosen to achieve a desired limit on part and/or bond stresses generated due to thermal forces encountered in the plasma chamber.
In the embodiment wherein a lower flange of the inner support frame is bolted to the lower edge of an Al outer support frame and a flange at the upper edge of the outer support frame is bolted to a top plate located on top of the chamber, the outer support is segmented into vertically extending plates separated by slots which extend from the lower end of the outer support frame to the top flange. In order to provide temperature control of the SiC tiled surface, a heater located above the top flange of the inner support frame can be bolted to the inner frame. With such an arrangement, the heater can generate heat which is thermally conducted from the inner support frame to the backing plate and SiC tile. The heater can comprise a single resistance heater which extends entirely around the inner wall of the chamber. Alternatively, the heater can comprise any suitable heater arrangement which achieves the desired temperature control of the liner, e.g., maintaining the inner surface of the liner at a desired temperature such as in the range of 80 to 160° C. during plasma etching of dielectric materials such as silicon oxide.
The chamber can include a plasma screen surrounding the substrate support. The annular screen can be attached to a carrier ring by any suitable technique. For instance, the screen can be adhesively bonded to the carrier ring by the elastomer bonding material discussed earlier. In addition, the carrier ring can be bolted to a lower flange on the inner frame such that the screen is clamped between the carrier ring and the flange. The screen can be of any suitable material which will withstand a plasma environment for semiconductor production. Silicon carbide is a preferred material for the screen. The screen can comprise a single unitary ring or a plurality of spaced apart ring segments. For instance, the screen can include circumferentially spaced apart segments.
In the embodiments wherein a wafer is transferred into and out of the chamber through a transport slot, the inner and outer frames include cut-outs therein and the tiles surrounding the slot are arranged such that smaller tiles are below the slot and larger tiles are above the slot. The interior of the slot can be formed by a wafer passage insert. A preferred material. for the insert is silicon carbide. The insert can comprise a single piece of material or an assembly of several pieces of material. The medium height tiles and short tiles are preferably adhesively bonded with the elastomer to similarly sized backing plates which in turn are bolted to the inner frame.
According to the embodiment of the invention wherein line-of-sight surfaces of aluminum components are avoided by covering the surfaces with the SiC tiles, the edges of the files are preferably designed such that they overlap each other. For instance, the tiles can have mating edges wherein a projection on one tile is received in a recess in an adjacent tile. This effect can be obtained by any edge design wherein a rectilinear path is not provided between the opposed surfaces of the tile. Thus, a mating curved or multi-sided edge surface such as a V-shaped, U-shaped, W-shaped, groove-shaped, notch-shaped, offset-shaped, etc. type edge can provide the desired mating tile edge.
The interlocking tile joints eliminate line-of-sight to aluminum components and accommodate differential thermal expansion/contraction of liner components during startup, operation and/or shutdown of the plasma reactor. For instance, heat from the heater and/or plasma ion thermal energy deposited on the tiles is thermally conducted by the inner frame, through the elastomer bond, up the outer frame and into the chamber top plate. Due to water cooling of the top plate via cooling channels, the heat transferred through outer frame is removed from the chamber.
During processing of semiconductor substrates, the tiles can be preheated by the heater before plasma is generated in the chamber. For instance, the tiles can be heated to a desired temperature by the heater and a thermal control system can be used to adjust the heater power to maintain the tiles at the desired temperature. After plasma is generated in the chamber, the control system can automatically reduce the heater power to maintain the desired time temperature. Further, the thermal impedances of the inner and/or outer frames can be adjusted to achieve the desired range of tile operating temperatures and limit the heater maximum temperature.
FIG. 7 shows measured temperatures at the inner support heater flange, the inner support lower flange, and the tile backing plate during plasma etching of a batch of semiconductor wafers. The 2° C. temperature oscillations resulted from variations in plasma ion energy during an etch cycle. The temperature set point for the lower flange was 100° C.
During processing of semiconductor substrates such as plasma etching of silicon wafers, in order to minimize deposition of polymer from gaseous byproducts produced during the etching process, it is desirable to maintain chamber surfaces exposed to the plasma at temperatures of about 80° C. to about 160° C, preferably 110 to 150° C. In addition, such temperature control of these surfaces provides reduction in processing drift during sequential processing of individual wafers. According to a preferred embodiment of the arrangements shown in FIGS. 14-7, prior to striking a plasma in the chamber, a resistance heater heats the ceramic liner by thermal conduction, i.e., heat from the heater passes through a resilient Al frame to the ceramic liner. In such an arrangement, the heater and part of the Al frame in contact therewith may heat to around 300° C. in order to heat the ceramic liner to around 150° C. The resilient Al frame comprised of the inner and outer frames allows the part of the Al frame in contact with the heater to expand relative to the portion of the Al frame in contact with the ceramic liner and thus accommodate any bending stresses on the intermediate part of the Al frame.
In order to provide highly pure and/or highly thermally conductive SiC components, such components can be made of CVD SiC. The CVD SiC can be deposited on a substrate such as graphite and grown to a desired thickness after which the substrate is removed such as by machining. For example, in the case of a cylindrical liner, CVD SiC can be deposited to a desired thickness on a graphite cylinder and the graphite cylinder is later machined away leaving the CVD SiC cylinder liner. Advantages of the CVD SiC include high thermal conductivity (e.g., CVD SiC has about twice as much thermal conductivity as sintered SiC) and tailored electrical resistivity (e.g., resistivity of SiC can be varied from electrically conducting to semiconducting). An advantage of using CVD SiC for the reactor components is that it is possible to obtain a highly uniform temperature distribution across the surface of the component inside the reactor. In the case of processing wherein the component is maintained at a high enough temperature to minimize polymer buildup on the exposed surfaces of the component, the use of CVD SiC is highly advantageous from the standpoint of temperature control and minimizing particle generation.
The foregoing has described the principles, preferred embodiments and modes of operation of the present invention. However, the invention should not be construed as being limited to the particular embodiments discussed. Thus, the above-described embodiments should be regarded as illustrative rather than restrictive, and it should be appreciated that variations may be made in those embodiments by workers skilled in the art without departing from the scope of the present invention as defined by the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4340462||Feb 13, 1981||Jul 20, 1982||Lam Research Corporation||Adjustable electrode plasma processing chamber|
|US4491496||Jan 4, 1984||Jan 1, 1985||Commissariat A L'energie Atomique||Enclosure for the treatment, and particularly for the etching of substrates by the reactive plasma method|
|US4690793 *||Feb 17, 1984||Sep 1, 1987||Hitachi, Ltd.||Nuclear fusion reactor|
|US4948458||Aug 14, 1989||Aug 14, 1990||Lam Research Corporation||Method and apparatus for producing magnetically-coupled planar plasma|
|US5006220||Feb 14, 1990||Apr 9, 1991||Tokyo Ohka Kogyo Co., Ltd.||Electrode for use in the treatment of an object in a plasma|
|US5022979||Oct 25, 1988||Jun 11, 1991||Tokyo Ohka Kogyo Co., Ltd.||Electrode for use in the treatment of an object in a plasma|
|US5085727||May 21, 1990||Feb 4, 1992||Applied Materials, Inc.||Plasma etch apparatus with conductive coating on inner metal surfaces of chamber to provide protection from chemical corrosion|
|US5182059||Jun 15, 1992||Jan 26, 1993||Ngk Insulators, Ltd.||Process for producing high density SiC sintered bodies|
|US5200232||Dec 11, 1990||Apr 6, 1993||Lam Research Corporation||Reaction chamber design and method to minimize particle generation in chemical vapor deposition reactors|
|US5262029||Nov 21, 1989||Nov 16, 1993||Lam Research||Method and system for clamping semiconductor wafers|
|US5292399||Jan 8, 1992||Mar 8, 1994||Applied Materials, Inc.||Plasma etching apparatus with conductive means for inhibiting arcing|
|US5366585||Jan 28, 1993||Nov 22, 1994||Applied Materials, Inc.||Method and apparatus for protection of conductive surfaces in a plasma processing reactor|
|US5556501||Apr 1, 1993||Sep 17, 1996||Applied Materials, Inc.||Silicon scavenger in an inductively coupled RF plasma reactor|
|US5569356||May 19, 1995||Oct 29, 1996||Lam Research Corporation||Electrode clamping assembly and method for assembly and use thereof|
|US5641375||Aug 15, 1994||Jun 24, 1997||Applied Materials, Inc.||Plasma etching reactor with surface protection means against erosion of walls|
|US5680013||Mar 15, 1994||Oct 21, 1997||Applied Materials, Inc.||Ceramic protection for heated metal surfaces of plasma processing chamber exposed to chemically aggressive gaseous environment therein and method of protecting such heated metal surfaces|
|US5788799 *||Jun 11, 1996||Aug 4, 1998||Applied Materials, Inc.||Apparatus and method for cleaning of semiconductor process chamber surfaces|
|US5798016||Mar 8, 1994||Aug 25, 1998||International Business Machines Corporation||Apparatus for hot wall reactive ion etching using a dielectric or metallic liner with temperature control to achieve process stability|
|US5820723||Jun 5, 1996||Oct 13, 1998||Lam Research Corporation||Universal vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support|
|US5838529||Dec 22, 1995||Nov 17, 1998||Lam Research Corporation||Low voltage electrostatic clamp for substrates such as dielectric substrates|
|US5863376||Jun 5, 1996||Jan 26, 1999||Lam Research Corporation||Temperature controlling method and apparatus for a plasma processing chamber|
|US5885356 *||Dec 22, 1995||Mar 23, 1999||Applied Materials, Inc.||Method of reducing residue accumulation in CVD chamber using ceramic lining|
|US5888907||Apr 24, 1997||Mar 30, 1999||Tokyo Electron Limited||Plasma processing method|
|US5895586||May 17, 1995||Apr 20, 1999||Hitachi, Ltd.||Plasma processing apparatus and plasma processing method in which a part of the processing chamber is formed using a pre-fluorinated material of aluminum|
|US5904778||Jul 26, 1996||May 18, 1999||Applied Materials, Inc.||Silicon carbide composite article particularly useful for plasma reactors|
|EP0732729A2||Mar 11, 1996||Sep 18, 1996||Hitachi, Ltd.||Plasma processing apparatus and plasma processing method|
|EP0838842A2||Oct 22, 1997||Apr 29, 1998||Applied Materials, Inc.||Plasma reactor with heated source of a polymer-hardening precursor material|
|JPS61104291A *||Title not available|
|WO1998014980A1||Sep 17, 1997||Apr 9, 1998||Lam Research Corporation||Particle controlling method and plasma processing chamber|
|1||*||Howard Mizuhara et al, "Ceramic/Metal Seals", Engineered Materials Handbook pp. 502-510, Nov. 1995.*|
|2||*||William F. Harrington, "Elastomeric Adhesives", Engineering Materials Handbook, vol. 3, pp. 143-150, Dec. 1990.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6776873 *||Feb 14, 2002||Aug 17, 2004||Jennifer Y Sun||Yttrium oxide based surface coating for semiconductor IC processing vacuum chambers|
|US6889627 *||Jul 3, 2002||May 10, 2005||Lam Research Corporation||Symmetrical semiconductor reactor|
|US7009281||Dec 22, 2003||Mar 7, 2006||Lam Corporation||Small volume process chamber with hot inner surfaces|
|US7078344||Jan 30, 2004||Jul 18, 2006||Lam Research Corporation||Stress free etch processing in combination with a dynamic liquid meniscus|
|US7217649||Jan 30, 2004||May 15, 2007||Lam Research Corporation||System and method for stress free conductor removal|
|US7232766||Jan 30, 2004||Jun 19, 2007||Lam Research Corporation||System and method for surface reduction, passivation, corrosion prevention and activation of copper surface|
|US7255898||May 22, 2003||Aug 14, 2007||Lam Research Corporation||Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof|
|US7430986||Mar 18, 2005||Oct 7, 2008||Lam Research Corporation||Plasma confinement ring assemblies having reduced polymer deposition characteristics|
|US7480974||Feb 15, 2005||Jan 27, 2009||Lam Research Corporation||Methods of making gas distribution members for plasma processing apparatuses|
|US7645341||Dec 23, 2003||Jan 12, 2010||Lam Research Corporation||Showerhead electrode assembly for plasma processing apparatuses|
|US7807222||Sep 17, 2007||Oct 5, 2010||Asm International N.V.||Semiconductor processing parts having apertures with deposited coatings and methods for forming the same|
|US8034410||Jul 17, 2007||Oct 11, 2011||Asm International N.V.||Protective inserts to line holes in parts for semiconductor process equipment|
|US8043430||Dec 20, 2006||Oct 25, 2011||Lam Research Corporation||Methods and apparatuses for controlling gas flow conductance in a capacitively-coupled plasma processing chamber|
|US8067067||Jul 22, 2004||Nov 29, 2011||Applied Materials, Inc.||Clean, dense yttrium oxide coating protecting semiconductor processing apparatus|
|US8080107||Nov 24, 2009||Dec 20, 2011||Lam Research Corporation||Showerhead electrode assembly for plasma processing apparatuses|
|US8118941||Sep 14, 2010||Feb 21, 2012||Asm International N.V.||Semiconductor processing parts having apertures with deposited coatings and methods for forming the same|
|US8257497 *||Dec 10, 2004||Sep 4, 2012||Micron Technology, Inc.||Insitu post atomic layer deposition destruction of active species|
|US8262922||Aug 26, 2008||Sep 11, 2012||Lam Research Corporation||Plasma confinement rings having reduced polymer deposition characteristics|
|US8367227||Aug 2, 2007||Feb 5, 2013||Applied Materials, Inc.||Plasma-resistant ceramics with controlled electrical resistivity|
|US8418649||Dec 17, 2008||Apr 16, 2013||Lam Research Corporation||Composite showerhead electrode assembly for a plasma processing apparatus|
|US8449786||Dec 18, 2008||May 28, 2013||Lam Research Corporation||Film adhesive for semiconductor vacuum processing apparatus|
|US8500952||Aug 14, 2012||Aug 6, 2013||Lam Research Corporation||Plasma confinement rings having reduced polymer deposition characteristics|
|US8597462||May 21, 2010||Dec 3, 2013||Lam Research Corporation||Movable chamber liner plasma confinement screen combination for plasma processing apparatuses|
|US8701268||Mar 14, 2013||Apr 22, 2014||Lam Research Corporation||Composite showerhead electrode assembly for a plasma processing apparatus|
|US8784948||Sep 22, 2011||Jul 22, 2014||Lam Research Corporation||Methods and apparatuses for controlling gas flow conductance in a capacitively-coupled plasma processing chamber|
|US8871312||Sep 10, 2012||Oct 28, 2014||Applied Materials, Inc.||Method of reducing plasma arcing on surfaces of semiconductor processing apparatus components in a plasma processing chamber|
|US9028646||Apr 24, 2013||May 12, 2015||Lam Research Corporation||Film adhesive for semiconductor vacuum processing apparatus|
|US9318349 *||Jul 24, 2013||Apr 19, 2016||Lam Research Corporation||Plasma chamber top piece assembly|
|US9490135||Oct 23, 2013||Nov 8, 2016||Lam Research Corporation||Movable chamber liner plasma confinement screen combination for plasma processing apparatuses|
|US9637415||Oct 23, 2014||May 2, 2017||Surmet Corporation||Method of making high purity polycrystalline aluminum oxynitride bodies useful in semiconductor process chambers|
|US9679751 *||Mar 15, 2012||Jun 13, 2017||Lam Research Corporation||Chamber filler kit for plasma etch chamber useful for fast gas switching|
|US20030140853 *||Jan 21, 2003||Jul 31, 2003||Hitachi Kokusai Electric Inc.||Substrate processing apparatus|
|US20040023047 *||May 22, 2003||Feb 5, 2004||O'donnell Robert J.||Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof|
|US20040134427 *||Jan 9, 2003||Jul 15, 2004||Derderian Garo J.||Deposition chamber surface enhancement and resulting deposition chambers|
|US20040149214 *||Jan 26, 2004||Aug 5, 2004||Tokyo Electron Limited||Vacuum processing apparatus|
|US20040168631 *||Dec 17, 2003||Sep 2, 2004||Fumikane Honjou||Plasma processing apparatus having protection members|
|US20050037193 *||Jul 22, 2004||Feb 17, 2005||Sun Jennifer Y.||Clean, dense yttrium oxide coating protecting semiconductor processing apparatus|
|US20050070105 *||Dec 22, 2003||Mar 31, 2005||Lam Research Corporation||Small volume process chamber with hot inner surfaces|
|US20050087759 *||Jan 30, 2004||Apr 28, 2005||Lam Research Corporation||System and method for surface reduction, passivation, corrosion prevention and activation of copper surface|
|US20050090093 *||Jan 30, 2004||Apr 28, 2005||Lam Research Corporation||Stress free etch processing in combination with a dynamic liquid meniscus|
|US20050106848 *||Jan 30, 2004||May 19, 2005||Lam Research Corporation||System and method for stress free conductor removal|
|US20050133160 *||Dec 23, 2003||Jun 23, 2005||Kennedy William S.||Showerhead electrode assembly for plasma processing apparatuses|
|US20050145176 *||Mar 7, 2005||Jul 7, 2005||Lam Research Corporation||Semiconductor processing equipment having improved process drift control|
|US20050150460 *||Dec 10, 2004||Jul 14, 2005||Micron Technology, Inc.||Insitu post atomic layer deposition destruction of active species|
|US20060065635 *||Nov 9, 2005||Mar 30, 2006||Derderian Garo J||Deposition chamber surface enhancement and resulting deposition chambers|
|US20060086458 *||Oct 25, 2004||Apr 27, 2006||Kim Hong J||Ceramic materials in plasma tool environments|
|US20060105575 *||Dec 15, 2005||May 18, 2006||Lam Research Corporation||Small volume process chamber with hot inner surfaces|
|US20060180275 *||Feb 15, 2005||Aug 17, 2006||Steger Robert J||Methods of making gas distribution members for plasma processing apparatuses|
|US20060207502 *||Mar 18, 2005||Sep 21, 2006||Rajinder Dhindsa||Plasma confinement ring assemblies having reduced polymer deposition characteristics|
|US20070240979 *||Sep 27, 2005||Oct 18, 2007||Tokyo Electron Limited||Shield Body and Vacuum Processing Apparatus|
|US20080149596 *||Dec 20, 2006||Jun 26, 2008||Lam Research Corporation||Methods and apparatuses for controlling gas flow conductance in a capacitively-coupled plasma processing chamber|
|US20080169183 *||Jan 16, 2007||Jul 17, 2008||Varian Semiconductor Equipment Associates, Inc.||Plasma Source with Liner for Reducing Metal Contamination|
|US20080213496 *||Aug 2, 2007||Sep 4, 2008||Applied Materials, Inc.||Method of coating semiconductor processing apparatus with protective yttrium-containing coatings|
|US20080318433 *||Aug 26, 2008||Dec 25, 2008||Lam Research Corporation||Plasma confinement rings assemblies having reduced polymer deposition characteristics|
|US20090036292 *||Aug 2, 2007||Feb 5, 2009||Applied Materials, Inc.||Plasma-resistant ceramics with controlled electrical resistivity|
|US20090071407 *||Sep 17, 2007||Mar 19, 2009||Asm International N.V.||Semiconductor processing parts having apertures with deposited coatings and methods for forming the same|
|US20090120583 *||Jan 7, 2009||May 14, 2009||Lam Research Corporation||Methods of making gas distribution members for plasma processing apparatuses|
|US20090163034 *||Dec 17, 2008||Jun 25, 2009||Lam Research Corporation||Composite showerhead electrode assembly for a plasma processing apparatus|
|US20100065214 *||Nov 24, 2009||Mar 18, 2010||Lam Research Corporation||Showerhead electrode assembly for plasma processing apparatuses|
|US20100304571 *||Dec 18, 2008||Dec 2, 2010||Larson Dean J||Film adhesive for semiconductor vacuum processing apparatus|
|US20100326355 *||Sep 14, 2010||Dec 30, 2010||Asm International N.V.|
|US20130239891 *||Nov 28, 2011||Sep 19, 2013||Sharp Kabushiki Kaisha||Deposition apparatus and recovery apparatus|
|US20130244440 *||Mar 15, 2012||Sep 19, 2013||Lam Research Corporation||Chamber filler kit for plasma etch chamber useful for fast gas switching|
|US20130306239 *||Jul 24, 2013||Nov 21, 2013||Lam Research Corporation||Plasma chamber top piece assembly|
|US20150041062 *||Aug 12, 2013||Feb 12, 2015||Lam Research Corporation||Plasma processing chamber with removable body|
|WO2004063421A2 *||Jan 8, 2004||Jul 29, 2004||Micron Technology, Inc.||Deposition chamber surface enhancement and resulting deposition chambers|
|WO2004063421A3 *||Jan 8, 2004||Dec 22, 2005||Micron Technology Inc||Deposition chamber surface enhancement and resulting deposition chambers|
|WO2012148370A1 *||Apr 27, 2011||Nov 1, 2012||Axcelis Technologies, Inc.||Substantially non-oxidizing plasma treatment devices and processes|
|WO2013138085A3 *||Mar 1, 2013||Jul 2, 2015||Lam Research Corporation||Chamber filler kit for plasma etch chamber useful for fast gas switching|
|WO2015030947A1 *||Jul 18, 2014||Mar 5, 2015||Applied Materials, Inc.||Hot wall reactor with cooled vacuum containment|
|U.S. Classification||118/723.0AN, 156/345.1, 118/724|
|International Classification||C23C16/44, H01J37/32, H01L21/3065, H05H1/46, C23C16/507|
|Cooperative Classification||H01J37/32495, C23C16/4404, C23C16/507|
|European Classification||H01J37/32O4D4, C23C16/44A4, C23C16/507|
|Jan 13, 2000||AS||Assignment|
Owner name: LAM RESEARCH CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KENNEDY, WILLIAM S.;MARASCHIN, ROBERT A.;HUBACEK, JEROMES.;REEL/FRAME:010487/0088;SIGNING DATES FROM 20000104 TO 20000110
|Dec 27, 2005||FPAY||Fee payment|
Year of fee payment: 4
|Dec 28, 2009||FPAY||Fee payment|
Year of fee payment: 8
|Dec 25, 2013||FPAY||Fee payment|
Year of fee payment: 12