US6530048B1 - I2C test single chip - Google Patents

I2C test single chip Download PDF

Info

Publication number
US6530048B1
US6530048B1 US09/476,229 US47622999A US6530048B1 US 6530048 B1 US6530048 B1 US 6530048B1 US 47622999 A US47622999 A US 47622999A US 6530048 B1 US6530048 B1 US 6530048B1
Authority
US
United States
Prior art keywords
test
single chip
interface
signal
electronic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/476,229
Inventor
Chih-Ping Yeh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Delta Electronics Inc
Original Assignee
Delta Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Delta Electronics Inc filed Critical Delta Electronics Inc
Assigned to DELTA ELECTRONICS INC. reassignment DELTA ELECTRONICS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YEH, CHIH-PING
Application granted granted Critical
Publication of US6530048B1 publication Critical patent/US6530048B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture

Definitions

  • the present invention relates to an I 2 C test single chip for testing an electronic device having an I 2 C interface.
  • USB universal serial bus
  • I 2 C inter-integrated circuit bus
  • SCSI small computer system interface
  • the I 2 C bus is a slave-master communication system and is especially suitable for transmitting data from one device to another at a short distance (smaller than 1.5 m).
  • the I 2 C bus is composed of a serial data line (SDA), a serial clock line (SCL), and a ground line (GND).
  • the electronic devices on the I 2 C bus are electrically connected to each other by the SDA ( 11 ) and the SCL ( 12 ), as shown in FIG. 1 .
  • one device is the master controlling the communication process and one corresponding device is the slave controlled by the master.
  • one of the aforementioned devices will also be a transmitter for transmitting data and the other is a receiver for receiving data.
  • there is a master-receiver device ( 13 ) for controlling the slave-transmitter device ( 14 ) to send out data so that the master-receiver device ( 13 ) can receive data from the slave-transmitter device ( 14 ).
  • the methods for testing an electronic device with or without an I 2 C interface are very different.
  • the electronic device ( 21 ) without an I 2 C interface the electronic device ( 21 ) is only connected to a test system ( 22 ) which is used for providing an AC current and various kinds of I/O test signals, such as an overload signal, a short-circuit signal, or an overheat signal, as shown in FIG. 2 .
  • the electronic device ( 21 ) is connected to an AC source ( 31 ), an electronic load ( 32 ), and an I 2 C test machine ( 33 ) respectively, as shown in FIG. 3 .
  • the AC source ( 31 ) is used for providing an AC current for the electronic device ( 21 )
  • the electronic load ( 32 ) is used for providing I/O test signals, such as short-circuit signal and overload signal
  • the I 2 C test machine ( 33 ) is used for testing the I 2 C interface of the electronic device ( 21 ).
  • the I 2 C test machine ( 33 ) is usually a computer having an I 2 C interface and a test program written by C language for processing the I 2 C test procedures.
  • An object of the present invention is to provide an I 2 C test single chip for testing the I 2 C interface of an electronic device.
  • the I 2 C test single chip is electrically connected to a test-environment-providing system and the electronic device.
  • the test-environment-providing system is used for outputting a test signal to an electronic device having an I 2 C interface and outputting a second signal to said I 2 C test single chip simultaneously.
  • the I 2 C test single chip includes a first interface, a second interface and a chip body.
  • the first interface is also an I 2 C interface and is electrically connected to the I 2 C interface of the electronic device for receiving a first signal from the I 2 C interface of the electronic device in response to the test signal.
  • the second interface is electrically connected to the test-environment-providing system for receiving the second signal.
  • the chip body is used for taking a processing procedure to assist the test-environment-providing system in testing the electronic device in response to the first signal and the second signal.
  • the chip body includes a memory unit, a control unit, and a responding unit.
  • the memory unit is used for recording a corresponding rule between the first signal and the second signal when the I 2 C interface of the electronic device is well-functioned.
  • the control unit is electrically connected to the memory unit for finishing the processing procedure according to the corresponding rule.
  • the responding unit is electrically connected to the control unit for taking a responding procedure after the control unit finishes the processing procedure.
  • control unit is a comparator or a microprocessor.
  • the processing procedure is to compare a received relationship between the first and the second signals with the corresponding rule to check whether the received relationship between the first and the second signals is correct and to output a test result to the responding unit.
  • the responding unit is a displaying device, such as a liquid crystal display (LCD) monitor
  • the responding procedure is to display the test result on the displaying device.
  • LCD liquid crystal display
  • the responding procedure is to output the test result back to the test system.
  • the memory unit is a read-only-memory (ROM).
  • ROM read-only-memory
  • the electronic device is a server power supply.
  • FIG. 1 shows the construction of an I 2 C bus
  • FIG. 2 shows the first conventional test construction for testing an electronic device without an I 2 C interface
  • FIG. 3 shows the second conventional test construction for testing an electronic device with an I 2 C interface
  • FIG. 4 shows the test construction for testing an electronic device with an I 2 C interface by the I 2 C test single chip of the present invention.
  • FIG. 5 shows the chip body of the I 2 C test single chip according to the present invention.
  • the I 2 C test single chip of the present invention is used for testing an electronic device with an I 2 C interface, preferably a server power supply with an I 2 C interface.
  • the test construction of the present invention further includes an I 2 C test single chip ( 41 ) electrically connected to the electronic device ( 21 ) with a first interface ( 42 ) and electrically connected to the test system ( 22 ) with a second interface ( 43 ).
  • the I 2 C test single chip ( 41 ) not only can be set outside the test system ( 22 ) (as shown in FIG. 4 ), but also can be set inside the test system ( 22 ) to be combined with the circuitry of the test system ( 22 ).
  • the test construction of the latter is externally like to the test construction in FIG. 2, but the functions of the elements will be different.
  • test system ( 22 ) When the test system ( 22 ) outputs a test signal ( 46 ), such as an overload signal or short-circuit signal, to the electronic device ( 21 ), the electronic device ( 21 ) will output the first signal ( 44 ) through the I 2 C interface of the electronic device ( 21 ) to the I 2 C test single chip ( 41 ).
  • the test system While the test system ( 22 ) outputs the test signal ( 46 ), the test system will also output the second signal ( 45 ) to the I 2 C test single chip ( 41 ) to inform the I 2 C test single chip ( 41 ) what kind of test is making. Therefore, the I 2 C test single chip ( 41 ) will receive the first signal ( 44 ) from the electronic device ( 21 ) through its first interface ( 42 ) and receive the second signal ( 45 ) from the test system ( 22 ) through its second interface ( 43 ).
  • FIG. 5 shows the chip body of the I 2 C test single chip.
  • the chip body includes a memory unit ( 52 ), a control unit ( 51 ) and a responding unit ( 53 ).
  • the memory unit is used for recording a corresponding rule between a first signal and a second signal when the I 2 C interface of the electronic device is well-functioned.
  • the control unit is electrically connected to the memory unit for finishing the processing procedure according to the corresponding rule.
  • the responding unit is electrically connected to the control unit for taking a responding procedure after the control unit finishing the processing procedure.
  • the memory unit ( 52 ) of the I 2 C test single chip ( 41 ) is logically a table recording a corresponding rule between the first signal ( 44 ) and the second signal ( 45 ).
  • the control unit ( 51 ) After the control unit ( 51 ) receives the first and second signals ( 44 , 45 ), the control unit ( 51 ) will compare the received relationship between the first and second signals with the corresponding rule recorded in the memory unit ( 52 ) to check whether the received relationship between the first and second signals is correct. Then, the control unit ( 51 ) will transmit the checking result to the responding unit ( 53 ) and the user can know the checking result from the responding unit ( 53 ).
  • the second signal ( 45 ) outputted from the test system ( 22 ) is an overload signal “ 01 ”
  • the first signal ( 44 ) outputted from the I 2 C interface of the server power supply ( 21 ) should be a corresponding overload signal “FF” under the normal condition. Therefore, the corresponding rule recorded in the memory unit ( 52 ) is a second signal “ 01 ” corresponding to a first signal “FF”.
  • the test system ( 22 ) tests the server power supply ( 21 ) in the overload condition
  • the test system ( 22 ) outputs an overload test signal ( 46 ) to the server power supply ( 21 ) and outputs a second signal ( 45 ) to the I 2 C test single chip ( 41 ).
  • the server power supply ( 21 ) will output a first signal ( 44 ) to the I 2 C test single chip ( 41 ) through its I 2 C interface.
  • the control unit ( 51 ) will compare the received relationship between the first and second signals with the corresponding rule recorded in the memory unit ( 52 ) to check whether the received relationship between the first and second signals is correct. If the received relationship between the first and second signals is the same as the corresponding rule recorded in the memory unit ( 52 ), i.e. “FF” to “ 01 ”, it means that the I 2 C interface of the server power supply ( 21 ) passes the overload test. If the received relationship between the first and second signals is different from the corresponding rule, the I 2 C interface of the server power supply ( 21 ) needs to be double-checked.
  • the memory unit ( 52 ) is preferably a read-only-memory (ROM) recording a table of the corresponding rule, and the control unit ( 51 ) is preferably a comparator or a microprocessor. Therefore, by changing the memory unit ( 52 ), the I 2 C test single chip can be used for different kinds of electronic devices.
  • the I 2 C test single chip of the present invention can be used and maintained easily.
  • the responding unit ( 53 ) can be a displaying device, such as a liquid crystal display (LCD) monitor, for displaying the checking result thereon.
  • the responding unit ( 53 ) can also be a responding circuitry for sending the checking result back to the test system ( 22 ) so as to output the checking result with other test results later.
  • the I 2 C test single chip of the present invention is very simple to use and maintain the I 2 C test single chip of the present invention.
  • the I 2 C test single chip can be used for different kinds of electronic devices having an I 2 C interface with different memory units such that the production process can be conveniently carried out and needs significantly less time, thereby further reducing the production cost.

Abstract

An I2C test single chip for testing an I2C interface of an electronic device is disclosed. The I2C test single chip is electrically connected to a test-environment-providing system outputting a test signal to the electronic device and outputting a second signal to the I2C test single chip simultaneously. The I2C test single chip includes a first interface, a second interface, and a chip body. The first interface, which is also an I2C interface, is electrically connected to the I2C interface of the electronic device for receiving a first signal from the I2C interface of the electronic device in response to the test signal. The second interface is electrically connected to the test-environment-providing system for receiving the second signal. The chip body is used for taking a processing procedure to assist the test-environment-providing system to test the I2C interface of the electronic device in response to the first signal and the second signal.

Description

FIELD OF THE INVENTION
The present invention relates to an I2C test single chip for testing an electronic device having an I2C interface.
BACKGROUND OF THE INVENTION
With the development of high technology, more and more new electronic devices are developed to facilitate our daily life. In order to increase their efficiency and performance, the electronic devices must be organized together and communicable with each other so that different kinds of communication interfaces are developed, such as universal serial bus (USB), inter-integrated circuit bus (I2C), small computer system interface (SCSI), etc.
The I2C bus is a slave-master communication system and is especially suitable for transmitting data from one device to another at a short distance (smaller than 1.5 m). The I2C bus is composed of a serial data line (SDA), a serial clock line (SCL), and a ground line (GND). The electronic devices on the I2C bus are electrically connected to each other by the SDA (11) and the SCL (12), as shown in FIG. 1. In every communication, one device is the master controlling the communication process and one corresponding device is the slave controlled by the master. Simultaneously, one of the aforementioned devices will also be a transmitter for transmitting data and the other is a receiver for receiving data. As shown in FIG. 1, there is a master-receiver device (13) for controlling the slave-transmitter device (14) to send out data so that the master-receiver device (13) can receive data from the slave-transmitter device (14).
After an electronic device is assembled, all parts of the electronic device need to be tested for obtaining high-quality control. The methods for testing an electronic device with or without an I2C interface are very different. For an electronic device (21) without an I2C interface, the electronic device (21) is only connected to a test system (22) which is used for providing an AC current and various kinds of I/O test signals, such as an overload signal, a short-circuit signal, or an overheat signal, as shown in FIG. 2. For an electronic device (21) with an I2C interface, the electronic device (21) is connected to an AC source (31), an electronic load (32), and an I2C test machine (33) respectively, as shown in FIG. 3. The AC source (31) is used for providing an AC current for the electronic device (21), the electronic load (32) is used for providing I/O test signals, such as short-circuit signal and overload signal, and the I2C test machine (33) is used for testing the I2C interface of the electronic device (21). The I2C test machine (33) is usually a computer having an I2C interface and a test program written by C language for processing the I2C test procedures.
To write an I2C test program needs to combine the knowledge of interface control, control commands, program language, the functional requirements of the electronic device, and related software and hardware. Therefore, it is very difficult to write a good test program. Even though a test program is written, it is very hard to maintain such a complicated program. Consequently, using a test machine or computer to test the I2C interface is very inconvenient.
It is therefore attempted by the applicant to deal with the above situation encountered with the prior art.
SUMMARY OF THE INVENTION
An object of the present invention is to provide an I2C test single chip for testing the I2C interface of an electronic device.
The I2C test single chip is electrically connected to a test-environment-providing system and the electronic device. The test-environment-providing system is used for outputting a test signal to an electronic device having an I2C interface and outputting a second signal to said I2C test single chip simultaneously.
The I2C test single chip includes a first interface, a second interface and a chip body. The first interface is also an I2C interface and is electrically connected to the I2C interface of the electronic device for receiving a first signal from the I2C interface of the electronic device in response to the test signal. The second interface is electrically connected to the test-environment-providing system for receiving the second signal. The chip body is used for taking a processing procedure to assist the test-environment-providing system in testing the electronic device in response to the first signal and the second signal.
According to the present invention, the chip body includes a memory unit, a control unit, and a responding unit. The memory unit is used for recording a corresponding rule between the first signal and the second signal when the I2C interface of the electronic device is well-functioned. The control unit is electrically connected to the memory unit for finishing the processing procedure according to the corresponding rule. The responding unit is electrically connected to the control unit for taking a responding procedure after the control unit finishes the processing procedure.
Preferably, the control unit is a comparator or a microprocessor.
In accordance with the present invention, the processing procedure is to compare a received relationship between the first and the second signals with the corresponding rule to check whether the received relationship between the first and the second signals is correct and to output a test result to the responding unit.
According to the present invention, if the responding unit is a displaying device, such as a liquid crystal display (LCD) monitor, the responding procedure is to display the test result on the displaying device.
According to the present invention, if the responding unit is a responding circuitry, the responding procedure is to output the test result back to the test system.
Preferably, the memory unit is a read-only-memory (ROM).
Preferably, the electronic device is a server power supply.
The present invention may best be understood through the following description with reference to the accompanying drawings, in which:
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows the construction of an I2C bus;
FIG. 2 shows the first conventional test construction for testing an electronic device without an I2C interface;
FIG. 3 shows the second conventional test construction for testing an electronic device with an I2C interface;
FIG. 4 shows the test construction for testing an electronic device with an I2C interface by the I2C test single chip of the present invention; and
FIG. 5 shows the chip body of the I2C test single chip according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Please refer to FIG. 4 showing a preferred embodiment of the test construction of the present invention. The I2C test single chip of the present invention is used for testing an electronic device with an I2C interface, preferably a server power supply with an I2C interface. In comparison with the conventional test construction shown in FIG. 2, the test construction of the present invention further includes an I2C test single chip (41) electrically connected to the electronic device (21) with a first interface (42) and electrically connected to the test system (22) with a second interface (43).
The I2C test single chip (41) not only can be set outside the test system (22) (as shown in FIG. 4), but also can be set inside the test system (22) to be combined with the circuitry of the test system (22). The test construction of the latter is externally like to the test construction in FIG. 2, but the functions of the elements will be different.
Please refer to FIG. 4. When the test system (22) outputs a test signal (46), such as an overload signal or short-circuit signal, to the electronic device (21), the electronic device (21) will output the first signal (44) through the I2C interface of the electronic device (21) to the I2C test single chip (41). On the other hand, while the test system (22) outputs the test signal (46), the test system will also output the second signal (45) to the I2C test single chip (41) to inform the I2C test single chip (41) what kind of test is making. Therefore, the I2C test single chip (41) will receive the first signal (44) from the electronic device (21) through its first interface (42) and receive the second signal (45) from the test system (22) through its second interface (43).
FIG. 5 shows the chip body of the I2C test single chip. The chip body includes a memory unit (52), a control unit (51) and a responding unit (53). The memory unit is used for recording a corresponding rule between a first signal and a second signal when the I2C interface of the electronic device is well-functioned. The control unit is electrically connected to the memory unit for finishing the processing procedure according to the corresponding rule. The responding unit is electrically connected to the control unit for taking a responding procedure after the control unit finishing the processing procedure.
The memory unit (52) of the I2C test single chip (41) is logically a table recording a corresponding rule between the first signal (44) and the second signal (45). After the control unit (51) receives the first and second signals (44, 45), the control unit (51) will compare the received relationship between the first and second signals with the corresponding rule recorded in the memory unit (52) to check whether the received relationship between the first and second signals is correct. Then, the control unit (51) will transmit the checking result to the responding unit (53) and the user can know the checking result from the responding unit (53).
As an example, if the second signal (45) outputted from the test system (22) is an overload signal “01”, the first signal (44) outputted from the I2C interface of the server power supply (21) should be a corresponding overload signal “FF” under the normal condition. Therefore, the corresponding rule recorded in the memory unit (52) is a second signal “01” corresponding to a first signal “FF”.
As a result, when the test system (22) tests the server power supply (21) in the overload condition, the test system (22) outputs an overload test signal (46) to the server power supply (21) and outputs a second signal (45) to the I2C test single chip (41). In response to the test signal (46), the server power supply (21) will output a first signal (44) to the I2C test single chip (41) through its I2C interface. After the I2C test single chip (41) receives the first signal (44) and the second signal (45), the control unit (51) will compare the received relationship between the first and second signals with the corresponding rule recorded in the memory unit (52) to check whether the received relationship between the first and second signals is correct. If the received relationship between the first and second signals is the same as the corresponding rule recorded in the memory unit (52), i.e. “FF” to “01”, it means that the I2C interface of the server power supply (21) passes the overload test. If the received relationship between the first and second signals is different from the corresponding rule, the I2C interface of the server power supply (21) needs to be double-checked.
The memory unit (52) is preferably a read-only-memory (ROM) recording a table of the corresponding rule, and the control unit (51) is preferably a comparator or a microprocessor. Therefore, by changing the memory unit (52), the I2C test single chip can be used for different kinds of electronic devices. The I2C test single chip of the present invention can be used and maintained easily.
The responding unit (53) can be a displaying device, such as a liquid crystal display (LCD) monitor, for displaying the checking result thereon. The responding unit (53) can also be a responding circuitry for sending the checking result back to the test system (22) so as to output the checking result with other test results later.
In conclusion, it is very simple to use and maintain the I2C test single chip of the present invention. In addition, the I2C test single chip can be used for different kinds of electronic devices having an I2C interface with different memory units such that the production process can be conveniently carried out and needs significantly less time, thereby further reducing the production cost.
While the invention has been described in terms of what are presently considered to be the most practical and preferred embodiments, it is to be understood that the invention needs not be limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.

Claims (20)

What is claimed is:
1. An I2C test single chip electrically connected to a test-environment-providing system which is used for outputting a test signal to an electronic device having an I2C interface and outputting a second signal to said I2C test single chip simultaneously, comprising:
a first interface electrically connected to said I2C interface of said electronic device for receiving a first signal from said I2C interface of said electronic device in response to said test signal;
a second interface electrically connected to said test-environment-providing system for receiving said second signal; and
a chip body for taking a processing procedure to assist said test environment-providing system in testing said I2C interface of said electronic device in response to said first signal and said second signal.
2. The I2C test single chip according to claim 1, wherein said chip body comprises:
a memory unit for recording a corresponding rule between said first signal and said second signal when said I2C interface of said electronic device is functioning correctly;
a control unit electrically connected to said memory unit for finishing said processing procedure according to said corresponding rule; and
a responding unit electrically connected to said control unit for taking a responding procedure after said control unit finishes said processing procedure.
3. The I2C test single chip according to claim 2, wherein said control unit is a comparator.
4. The I2C test single chip according to claim 2, wherein said control unit is a microprocessor.
5. The I2C test single chip according to claim 2, wherein said processing procedure is to compare a received relationship between said first and said second signals with said corresponding rule to check whether said received relationship between said first and said second signals is correct and to output a test result to said responding unit.
6. The I2C test single chip according to claim 5, wherein said responding unit is a displaying device.
7. The I2C test single chip according to claim 6, wherein said responding procedure is to display said test result on said displaying device.
8. The I2C test single chip according to claim 6, wherein said displaying device is a liquid crystal display (LCD) monitor.
9. The I2C test single chip according to claim 5, wherein said responding unit is a responding circuitry.
10. The I2C test single chip according to claim 9, wherein said responding procedure is to output said test result to said test-environment-providing system.
11. The I2C test single chip according to claim 2, wherein said memory unit is a read-only-memory (ROM).
12. The I2C test single chip according to claim 1, wherein said electronic device is a server power supply.
13. The I2C test single chip according to claim 1, wherein said first interface is an I2C interface.
14. An I2C test single chip electrically connected to a test-environment-providing system which is used for outputting a test signal to an electronic device having an I2C interface and outputting a second signal to said I2C test single chip simultaneously, comprising:
a first interface electrically connected to said I2C interface of said electronic device for receiving a first signal from said I2C interface of said electronic device in response to said test signal;
a second interface electrically connected to said test-environment-providing system for receiving said second signal; and
a chip body for testing said I2C interface of said electronic device by comparing a received relationship between said first signal and said second signal when said I2C interface of said electronic device is functioning correctly to check whether said received relationship between said first and said second signals is correct and then outputting a test result.
15. The I2C test single chip according to claim 14, wherein said electronic device is a server power supply.
16. The I2C test single chip according to claim 14, wherein said corresponding rule is recorded in a memory unit of said I2C test single chip.
17. The I2C test single chip according to claim 14, wherein said test result is outputted by a responding unit of said I2C test single chip.
18. The I2C test single chip according to claim 14, wherein said responding unit is a displaying device.
19. The I2C test single chip according to claim 18, wherein said displaying deice is a liquid crystal display (LCD) monitor.
20. The I2C test single chip according to claim 14, wherein said first interface is an I2C interface.
US09/476,229 1999-08-24 1999-12-30 I2C test single chip Expired - Fee Related US6530048B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW88214421U 1999-08-24
TW088214421U TW453441U (en) 1999-08-24 1999-08-24 I2C test unit

Publications (1)

Publication Number Publication Date
US6530048B1 true US6530048B1 (en) 2003-03-04

Family

ID=21652713

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/476,229 Expired - Fee Related US6530048B1 (en) 1999-08-24 1999-12-30 I2C test single chip

Country Status (2)

Country Link
US (1) US6530048B1 (en)
TW (1) TW453441U (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080208307A1 (en) * 2003-11-03 2008-08-28 B-Balloon Ltd. Treatment of Vascular Bifurcations
CN100458722C (en) * 2005-12-12 2009-02-04 深圳艾科创新微电子有限公司 System and method for debugging IC interface device by PC
CN103593270A (en) * 2013-11-29 2014-02-19 龙迅半导体科技(合肥)有限公司 Method and device for processing data
CN111258828A (en) * 2020-01-15 2020-06-09 深圳宝龙达信创科技股份有限公司 I2C bus test method, test device and computer readable storage medium
CN112486756A (en) * 2020-11-26 2021-03-12 江苏科大亨芯半导体技术有限公司 Method for debugging chip by using extended I2C protocol, storage medium and electronic equipment
US11262396B2 (en) * 2017-02-10 2022-03-01 Checksum, Llc Functional tester for printed circuit boards, and associated systems and methods

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6131133A (en) * 1997-08-02 2000-10-10 U.S. Philips Corporation Data exchange interface that directly transmits control signals either to a microprocessor or a D.M.A. controller via a first and second control line respectively
US6134665A (en) * 1998-01-20 2000-10-17 Digital Equipment Corporation Computer with remote wake up and transmission of a status packet when the computer fails a self test
CN1290875A (en) * 1999-09-30 2001-04-11 台达电子工业股份有限公司 I2C test unit
US6286073B1 (en) * 1998-12-01 2001-09-04 Lucent Technologies Inc. Integrated circuit interface between a personal computer and an external device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6131133A (en) * 1997-08-02 2000-10-10 U.S. Philips Corporation Data exchange interface that directly transmits control signals either to a microprocessor or a D.M.A. controller via a first and second control line respectively
US6134665A (en) * 1998-01-20 2000-10-17 Digital Equipment Corporation Computer with remote wake up and transmission of a status packet when the computer fails a self test
US6286073B1 (en) * 1998-12-01 2001-09-04 Lucent Technologies Inc. Integrated circuit interface between a personal computer and an external device
CN1290875A (en) * 1999-09-30 2001-04-11 台达电子工业股份有限公司 I2C test unit

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080208307A1 (en) * 2003-11-03 2008-08-28 B-Balloon Ltd. Treatment of Vascular Bifurcations
CN100458722C (en) * 2005-12-12 2009-02-04 深圳艾科创新微电子有限公司 System and method for debugging IC interface device by PC
CN103593270A (en) * 2013-11-29 2014-02-19 龙迅半导体科技(合肥)有限公司 Method and device for processing data
CN103593270B (en) * 2013-11-29 2016-08-17 龙迅半导体（合肥）股份有限公司 A kind of data processing method and device
US11262396B2 (en) * 2017-02-10 2022-03-01 Checksum, Llc Functional tester for printed circuit boards, and associated systems and methods
CN111258828A (en) * 2020-01-15 2020-06-09 深圳宝龙达信创科技股份有限公司 I2C bus test method, test device and computer readable storage medium
CN112486756A (en) * 2020-11-26 2021-03-12 江苏科大亨芯半导体技术有限公司 Method for debugging chip by using extended I2C protocol, storage medium and electronic equipment

Also Published As

Publication number Publication date
TW453441U (en) 2001-09-01

Similar Documents

Publication Publication Date Title
US20180143934A1 (en) Hub
US20070076005A1 (en) Robust hot plug detection for analog displays using EDID
JP3418128B2 (en) EMS enhancement circuit for USB system
US7519756B2 (en) Method and apparatus for controlling connections of PC cards and a passive-card-adapting card used for connecting one of the PC cards to the apparatus
US8725917B2 (en) Chip and computer system
US8074114B2 (en) Motherboard error detection system
US10134354B2 (en) Automatic activity detection in a display controller
US20150143138A1 (en) System for detecting universal serial bus (usb) device and method thereof
JPH1139769A (en) Information processor and power saving device
US6275240B1 (en) Method and apparatus for maintaining load balance on a graphics bus when an upgrade device is installed
US6778930B2 (en) System for reducing distortion of signals transmitted over a bus
CA2367892A1 (en) Add-on card with automatic bus power line selection circuit
US20060094286A1 (en) Apparatus including an electronic device capable of communicating using first and second signaling protocols
US7493507B2 (en) System for protecting a motherboard while a component is not connected properly to its power source
US6530048B1 (en) I2C test single chip
US6731924B2 (en) Apparatus and method for controlling data transfer transmitted via radio communication applicable to electronic equipment and electronic equipment communication system
US9645627B2 (en) Computer stick docking system and power management method thereof
US20120083212A1 (en) Data transmitting system and data transmitting method
US20020084988A1 (en) Apparatus and method for automatically detecting USB mode and PS/2 mode computer keyboard
TWI449926B (en) Transmitting interface and method for determining transmitting signals
CN208061189U (en) OPS pinboards and electronic equipment
JP2000357079A (en) Computer system and control method for the same
US7009380B2 (en) Interface device for product testing
US5918066A (en) Method and device for displaying configuration information of a computer through a speaker output port of the computer
US7181236B1 (en) Systems and methods for using a wireless modem card

Legal Events

Date Code Title Description
AS Assignment

Owner name: DELTA ELECTRONICS INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YEH, CHIH-PING;REEL/FRAME:010501/0616

Effective date: 19991223

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20110304