|Publication number||US6532509 B1|
|Application number||US 09/470,541|
|Publication date||Mar 11, 2003|
|Filing date||Dec 22, 1999|
|Priority date||Dec 22, 1999|
|Also published as||US6587906, US20030105901, USRE41849|
|Publication number||09470541, 470541, US 6532509 B1, US 6532509B1, US-B1-6532509, US6532509 B1, US6532509B1|
|Inventors||Gilbert Wolrich, Debra Bernstein, Matthew J. Adiletta, William Wheeler|
|Original Assignee||Intel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (96), Classifications (9), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to a protocol for providing parallel, multi-threaded processors with high bandwidth access to shared resources.
Parallel processing is an efficient form of computer information processing of concurrent events. Certain problems may be solved by applying parallel computer processing, which demands concurrent execution of many programs to do more than one thing at the same time. Unlike a serial paradigm where all tasks are performed sequentially at a single station, or a pipelined machine where tasks are performed at specialized stations, parallel processing requires that a plurality of stations have the capability to perform all tasks. In general, all or a plurality of the stations work simultaneously and independently on the same or common elements of a problem.
Types of computer processing include single instruction stream, single data stream, which is the conventional serial von Neumann computer that includes a single stream of instructions. A second processing type is the single instruction stream, multiple data streams process (SIMD). This processing scheme may include multiple arithmetic-logic processors and a single control processor. Each of the arithmetic-logic processors performs operations on the data in lock step and are synchronized by the control processor. A third type is multiple instruction streams, single data stream (MISD) processing which involves processing the same data stream flows through a linear array of processors executing different instruction streams. A fourth processing type is multiple instruction streams, multiple data streams (MIMD) processing which uses multiple processors, each executing its own instruction stream to process a data stream fed to each of the processors. MIMD processors may have several instruction processing units and therefore several data streams.
According to-an aspect of the present invention, a parallel, hardware-based, multi-threaded processor includes a global command arbiter for determining the allocation of access to system resources. The multi-threaded processor system includes a plurality of microengines, a plurality of shared system resources and a global command arbiter. The global command arbiter uses a command request protocol based on the shared system resources and command type to grant or deny a microengine command request for a shared resource. The processor system may be advantageously realized on an integrated circuit chip with minimal wiring and buffer storage elements.
The technique according to the invention provides each microengine with fair access to the shared system resources based on command priority and resource utilization. Consequently, the microengines have high bandwidth access to the shared system resources.
FIG. 1 is a block diagram of a communication system employing a hardware-based multithreaded processor.
FIG. 2 is a simplified block diagram of a global arbitration system for a multithreaded process according to the invention.
FIGS. 3A and 3B illustrate a flow chart of an implementation of a global command arbitration process according to the invention.
FIG. 1 illustrates a communication system 10 that includes a parallel, hardware-based multithreaded processor 12. The system 10 is especially-useful for tasks that can be broken intoparallel subtasks or functions, and the hardware-based multithreaded processor 12 is particularly useful for tasks that are bandwidth oriented rather than latency oriented.
The hardware-based multithreaded processor 12 may be an integrated circuit, and may be coupled to a bus such as a PCI bus 14, a memory system 16 and a second bus 18. In the illustrated implementation, the hardware-based multithreaded processor 12 has multiple microengines 22 a to 22 f that each includes multiple hardware-controlled threads that can be simultaneously active and that may independently work on a task. The multithreaded processor 12 also includes a central or core controller 20 that assists in loading microcode control for other resources and-performs other general purpose computer-type functions such as handling protocols, handling exceptions, and providing extra support for packet processing, which may occur if the microengines pass the packets off for more detailed processing. In one embodiment, the core controller 20 is a Strong ArmŽ (Arm is a trademark of ARM Limited, United Kingdom) based architecture embedded general-purpose microprocessor, which includes an operating system. The operating system enables the core processor 20 to call functions to operate on the microengines 22 a-22 f. The core processor 20 can use any supported operating system but preferably utilizes a real time operating system. Suitable operating systems for a core processor implemented as a Strong Arm architecture microprocessor may include Microsoft NT real-time, VXWorks and μCUS, which is a freeware operating system available over the Internet.
The plurality of functional microengines 22 a-22 f each maintain a plurality of program counters in hardware, and maintain states associated with the program counters. Each of the six microengines 22 a-22 f is capable of processing four independent hardware threads. Such processing allows one thread to start executing just after another thread issues a memory reference and then waits until that reference completes before doing more work. This behavior is critical to maintaining efficient hardware execution of the microegines because memory latency may be significant. Stated differently, if only a single thread execution was supported, the microengines would sit idle for a significant number of cycles waiting for references to return and thereby reduce overall computational throughput. Multi-threaded execution allows the microengines to mask memory latency by performing useful independent work across several threads. Effectively, a corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22 a-22 f while only one is actually operating at any one time.
The six microengines 22 a-22 f operate with shared system resources including the memory system 16, the PCI bus 14 and the FBUS 18. The memory system 16 may be accessed via a Synchronous Dynamic Random Access Memory (SDRAM) controller 26 a and a Static Random Access Memory (SRAM) controller 26 b. SDRAM memory 16 a and SDRAM controller 26 a may-be typically used for processing large volumes of data or high bandwidth data, such as processing network payloads from network packets. The SRAM controller 26 b and SRAM memory 16 b may be used in a networking implementation for low latency, fast access tasks or low bandwidth data, such as accessing look-up tables, memory for the core processor 20, and so forth.
The six microengines 22 a-22 f access either the SDRAM 16 a or SRAM 16 b based on characteristics of the data. Low latency, low bandwidth data is stored in and fetched from SRAM 16 b, whereas higher bandwidth data for which latency is not as important is stored in and fetched from SDRAM 16 a. The microengines 22 a-22 f can execute memory reference instructions to either the SDRAM controller 26 a or SRAM controller 26 b.
Advantages of hardware multithreading can be explained in the context of SRAM or SDRAM memory accesses. For example, an SRAM access requested by a Thread—0 from a microengine will cause the SRAM controller 26 b to initiate an access to the SRAM memory 16 b. The SRAM controller 26 b controls arbitration for the SRAM bus 15, accesses the SRAM 16 b, fetches the data from the SRAM 16 b, and returns data to a requesting microengine 22 a-22 b. During a SRAM access, if the microengine 22 a had only a single thread that could operate, that microengine would be dormant until data was returned from the SRAM. By employing hardware context swapping within each of the microengines 22 a-22 f, another thread such as Thread_1 can function while the first thread, Thread_0 is awaiting the read data to return. Hardware context swapping enables other contexts with unique program counters to execute in that same microengine. Continuing the example, during execution Thread_1 may access the SDRAM memory 16 a. While Thread_1 operates on the SDRAM unit, and Thread_0 is operating on the SRAM unit, a new thread such as Thread_2 can now operate in the microengine 22 a. Thread_2 can operate for a certain amount of time until it needs to access memory or perform some other long latency operation, such as making an access to a bus interface. Therefore, the processor 12 can simultaneously perform a bus operation, SRAM operation and SDRAM operation with all being completed or operated upon by one microengine 22 a, which microengine 22 a has one more thread available to process more work in the data path.
The hardware context swapping also synchronizes completion of tasks. For example, it is possible that two threads could hit the same-shared resource such as the SRAM 16 b. Each one of the separate functional units, such as the interface 28, the SRAM controller 26 a, and the SDRAM controller 26 b, reports back a flag signaling completion of an operation when a requested task from one of the microengine thread contexts is completed. When the flag is received by the microengine, the microengine can determine which thread to turn on.
The processor 12 includes a bus interface 28 that couples the processor to a second bus 18. In an implementation, an FBUS interface 28 couples the processor 12 to the so-called FBUS 18 (FIFO bus). The F BUS is a 64-bit wide FIFO bus, used to interface to Media Access Controller (MAC) devices. The FBUS interface 28 is responsible for controlling and interfacing the processor 12 to the FBUS 18.
The processor 12 also includes a PCI bus interface 24 that couples other system components that reside on the PCI bus 14 to the processor 12. The PCI bus interface 24 also provides a high-speed data path 24 a to the SDRAM memory 16 a. The data path 24 a permits data to be moved quickly from the SDRAM 16 a to the PCI bus 14, via direct memory access (DMA) transfers. The hardware based multithreaded processor 12 can employ a plurality of DMA channels so if one target of a DMA transfer is busy, another one of the DMA channels can take over the PCI bus 14 to deliver information to another target to maintain high processor 12 efficiency. The PCI bus interface 24 supports image transfers, target operations and master operations. Target operations are operations where slave devices on bus 14 access the SDRAM through reads and writes that are serviced as a slave to target operation. In master operations, the processor core 20 sends data directly to or receives data directly from the PCI interface 24.
Each of the functional units of the processor 12 are coupled to one or more internal buses. In an implementation, the internal buses are dual 32-bit buses (i.e., one bus for read and one for write). The multithreaded processor 12 also is constructed such that the sum of the bandwidths of the internal buses exceeds the bandwidth of external buses coupled to the processor 12. The internal core processor bus 32 may be an Advanced System Bus (ASB bus) that couples the processor core 20 to the memory controllers 26 a and 26 b and to an ASB translator 30. The ASB bus is a subset of an “AMBA” bus that is used with the Strong Arm processor core. The processor 12 also includes a private bus 34 that couples the microengine units to SRAM controller 26 b, ASB translator 30 and FBUS interface 28. A memory bus 38.couples the SDRAM controller 26 a, the PCI bus interface 24, the FBUS interface 28 and memory system 16 together, including Flash ROM 16 c which is used-for boot operations and the like.
The hardware-based multithreaded processor 12 may be utilized as a network processor. As a network processor, the hardware-based multithreaded processor 12 interfaces to network devices such as a media access controller (MAC) device such as a 10/100 BaseT Octal MAC 13 a or a Gigabit Ethernet device 13 b. In general, the hardware-based multithreaded processor 12 can interface to any type of communication device or interface that receives/sends large amount of data. The communication system 10 functioning in a networking application could receive a plurality of network packets from the devices 13 a, 13 b and process each of those packets independently in a parallel manner.
The processor 12 may also be utilized as a print engine for a postscript processor, as a processor for a storage subsystem such as RAID disk storage, or as a matching engine. In the securities industry for example, the advent of electronic trading requires the use of electronic matching engines to match orders between buyers and sellers. These and other parallel types of tasks can be accomplished on the system 10.
FIG. 2 shows a global arbitration system 40 for use with the multithreaded processor 12 of FIG. 1. A global command arbiter 42 is connected to each of the microengines 22 a-22 f, to the SDRAM controller 26 a, to the SRAM controller 26 b, to the interface 28 and to the PCI interface 24. The global command arbiter 42 functions to provide high bandwidth access to the shared system resources utilizing a minimal amount of buffer storage elements and minimal wiring. The global command arbiter provides each microengine 22 a-22 f with fair access to the common system resources of the SDRAM, SRAM, PCI interface registers and FBUS interface registers based on command priority and resource utilization, which is explained below.
In an implementation, each microengine 22 a-22 f has a two-command deep first-in, first-out (FIFO) register for issuing command requests for SDRAM 16 a and SRAM 16 b memory access, and for issuing command requests for access to registers in the PCI interface 24 and FBUS interface 28. The SDRAM controller 26 a queues commands from the microengines in one of four FIFO command queue structures: an eight-entry high-priority queue 44, a sixteen-entry odd bank queue 46, a sixteen-entry even bank queue 48, and a twenty-four entry maintain order queue 50. A single physical random access memory (RAM) structure with four input pointers and four output pointers may be used to implement the SDRAM queues 44, 46, 48, 50. A reference request from a microengine may include a bit set called the “optimized MEM bit” which,will be sorted into either the odd bank queue 46 or the even bank queue 48. If the memory reference request does not have a memory optimization bit set, the.default will be to go into the order queue 50. The order queue 50 maintains the order of reference requests from the microengines 22 a-22 f. With a series of odd and even banks references it may be required that a signal is returned to both the odd and even banks. If the microengine 22 f sorts the memory references into odd bank and even bank references and one of the banks, for example the even bank, is drained of memory references before the odd bank but the signal is asserted on the last even reference, the SDRAM controller 26 a could conceivably signal back to a microengine that the memory request had completed, even though the odd bank reference had not been serviced. This occurrence could cause a coherency problem. The situation is avoided by providing the order queue 50 which permits a microengine to have multiple memory references outstanding, of which only its last memory reference needs to signal a completion.
The SDRAM controller 26 a also included a high priority queue 44. If an incoming memory reference from one of the microengines goes directly to the high priority queue then it is operated upon at a higher priority than other memory references in the other queues.
A feature of the SDRAM controller 26 a is that when a memory reference is stored in the queues, in addition to the optimized MEM bit that may be set, a “chaining bit” may be set to require special handling of contiguous memory references. A microengine context may issue chained memory references when the second and/or third reference of the chain must be scheduled by the SDRAM controller 26 a immediately after the initial chained memory request. The global command arbiter 42 must ensure that chained references are-delivered to consecutive locations of the same SDRAM controller queue.
The SRAM controller 26 b also has four command queues: an eight-entry high priority queue 62, a sixteen-entry read queue 64, a sixteen-entry write order queue 66 and a twenty-four entry read-lock fail queue 68. A single physical RAM structure may be used to implement the four queues. The SRAM controller 26 b is optimized based on the type of memory operation; i.e., a read or a write operation, and the predominant function that the SRAM performs is read operations.
The read lock fail queue 68 is used to hold read memory reference requests that fail because of a lock existing on a portion of memory. That is, one of the microengines issues a memory request that has a read lock request that is processed in an address and control queue. The memory request will operate on either the write order.queue 66 or the read queue 64 and will recognize it as a read lock request. The SRAM controller 26 b will access a lock lookup device to determine whether this memory location is already locked. If this memory location is locked from any prior read lock request, then this memory lock request will fail and will be stored in the read lock fail queue 68. If it is unlocked or if the lock lookup device shows no lock on that address, then the address of that memory reference will be used by the SRAM interface 26 b to perform a traditional SRAM address read/write request to SRAM memory 16 b. A command controller and address generator will also enter the lock into the lock look up device so that subsequent read lock requests will find the memory location locked. A memory location is unlocked by clearing a valid bit in a content addressable memory (CAM) of the SRAM controller. After an unlock, the read lock fail queue 68 becomes the highest priority queue giving all queued read lock misses a chance to issue a memory lock request. The read-lock miss queue is loaded by the SRAM controller itself and not directly from a microengine output buffer. The global arbiter 42 ensures that a command from a microengine to a SRAM queue is not selected on the same cycle that the SRAM controller must write a read-lock miss entry.
The FBUS interface 28 includes three command queues: an eight-entry push queue 72, an eight-entry pull queue 74 and an eight-entry hash queue 76. The pull queue is used when data is moved from a microengine to an FBUS interface resource, the push queue is used for reading data from the FBUS interface to a microengine, and the hash queue is used for sending from one to three hash arguments to a polynomial hash unit within the FBUS interface and for getting the hash result returned. The FBUS interface 28 in a network application can perform header processing of incoming packets from the FBUS 18. A key function performed by the FBUS interface 28 is extraction of packet headers, and a hashed lookup of microprogrammable source/destination/protocol in SRAM memory 16 b. If the hash does not successfully resolve, then the packet header is subjected to more sophisticated processing.
The PCI bus interface 24 includes a single, two-entry direct memory access (DMA) command register 78. The DMA register provides a completion signal to the initiating microengine thread.
The global command arbiter 42 operates to select commands from the two-deep output command queues of each microengine for transmission to a destination queue in one of the functional units. The functional units include the core controller 20, the PCI interface 24, the SDRAM controller 26 a, the SRAM controller 26 b, the FBUS interface 28 and the microengines 22 a to 22 f. Each microengine request to the global command arbiter 42 is a three-bit encoded field that specifies the command type and destination. Each microengine global command arbiter request is serviced with the following priority:
1. SDRAM chained commands
5. PCI bus
The global arbiter maintains a pointer that indicates the last microengine request granted. If more than one request is present at the same priority, the global command arbiter selects the next higher numbered microengine (with a wrap-around feature). For example, the microengines 22 a to 22 f may be numbered from 1 to 6 in an implementation so that if a request from microengine 6 was the last one granted, then.when priority is not an issue a request from microengine 1 is next up for consideration.
The three SRAM controller command queues 62, 64 and 66 are loaded directly from microengine commands. Since an SRAM command could be granted every cycle, it is possible that up to 6 additional SRAM commands will be granted and are in the pipeline, all of which could be destined for the same SRAM queue before a signal indicating that the queue is full is received by the global command arbiter. Thus, the SRAM controller asserts an SRAM _queue_full signal to the global command arbiter 42 if there is less than seven (7) empty entries in any SRAM command queue loaded from the microengines. For example, if the high, priority queue has two entries filled then the SRAM queue, full signal is asserted (because eight entries minus two entries is six). Similarly, if the read queue or the order queue contains ten entries then the SRAM_queue_full signal is asserted. This protocol is followed because a six cycle minimum latency exists from the assertion of a command request from a microengine and the command actually being stored in a destination queue.
The following diagram illustrates the timing of a request for a command destined for a queue in a system resource:
Where: req=bus request from the microengine;
gnt=drive grant to appropriate microengine;
bus=enable tri-state bus driver;
cmd=drive command onto fx_cmd_bus;
rcv=receiving box queues command;
full=full_status _que signal driven if necessary;
nognt=a grant is not sent to queues that sent “full” by cycle 7.
Referring to the above timing diagram, in the first cycle, a request is sent to the global command arbiter. In cycle two, arbitration is performed and in cycle three the request is granted to the requesting microengine. In cycle four, a bus is enabled and in cycle five the command is driven onto the bus. In cycle six the receiving unit (SDRAM controller, SRAM controller, PCI bus interface or FBUS interface) queues the command. In cycle seven a full_status_que command is driven if necessary (e.g. that queue contains less than a minimum number of available entry spaces). In cycle eight, the global command arbiter is deciding whether another request should be granted to that system resource, but sees that the full_status_queue signal was generated. The arbiter then acts to deny requests (nognt) to the queue which sent a full signal by the seventh cycle.
The FBUS interface 28 has 3 command queues (pull, hash, push) which all contain eight (8) entries. Commands to the FBUS interface are not granted in consecutive cycles. Thus, when any of the 3 FBUS interface queues reaches four (4) entries (instead of the two discussed above for an eight entry queue) a FBUS _queue _full signal is sent to the global command arbiter since only a maximum of 3 commands can be in transit to the FBUS interface queues prior to the global arbiter detecting FBUS _queue_full.
The SDRAM controller 26 a has 4 command queues (high=8, even=16, odd=16, order=24). The threshold for asserting SDRAM_queue_full is the same as for the SRAM, i.e. less than 7 entries available in any queue. However, commands to the SDRAM controller are not granted on consecutive cycles. This insures queue entry space for any SDRAM chained commands from a particular microengine, which must be granted, even after SDRAM_queue_full asserts. It is necessary to always transfer SDRAM chained commands to avoid a live-lock condition, in which the SDRAM controller is waiting for the chained command in one queue while the command is “stuck” in a microengine because the global arbiter is no longer granting SDRAM commands since a different SDRAM queue is “full”. A limit is placed on the chain length of SDRAM commands to three as a coding restriction. In addition, when a chained SDRAM command is granted to a microengine, the next SDRAM command to be granted must also come from the same microengine so that the paired commands arrive in the selected SDRAM queue contiguously.
The restrictions of not sending commands to the FBUS on consecutive cycles, and not sending commands to the SDRAM on consecutive cycles do not degrade system performance since each command requires many cycles to actually execute. The restriction is not placed on SRAM commands since the SRAM queue sizing is more than adequate, and more SRAM references requiring fewer cycles with lower latency are issued in most applications.
FIGS. 3A and 3B illustrate an implementation of a global command arbiter protocol process 100. The global command arbiter reviews 102 the command requests in the FIFO registers of the microengines 22 a-22 f. If all of the requests have the same priority 104, a pointer is checked 106 to determine the identity of the last microengine that had a request granted, and then the request of the next higher microengine is considered. Before granting the command request, the arbiter checks 108 to see if a queue_full_signal has been asserted. If so, the command request is denied 110 and the pointer is incremented 111 so that the next microengine's request will be considered. However, if no queue_full_signal has been asserted, then the command request is granted 112 and the flow returns to 102.
Referring again to step 104 of FIG. 3A, if the command requests in the microengines 22 a to 22 f have different priorities, then the global command arbiter checks 114 to see if a SDRAM request with a chained bit set has been granted previously. If so, then the SDRAM request from the same microengine that sent the previous SDRAM request with a chained bit is granted 116. Next, the SDRAM queues are checked 118 to determine if any contain less than “N” empty entries, where N is equal to the number of microengines plus one. In the implementation described above, the SDRAM_queue_full signal will be asserted 120 if any SDRAM queue contains less than seven (7) empty entries and then the flow returns to 102. If checking the queues 118 determines that the SDRAM queues have space for seven or more entries, then the flow returns to 102.
If there was no history of an SDRAM command request with a chained bit set 114, the global command arbiter determines 122 if there is a SRAM command request. If there is a SRAM request, the SRAM queues are checked 124 to see if any SRAM queue contains less than N empty entries. If so, then a SRAM_queue_full signal is asserted 126, the command request is denied and the flow moves to 134 where the arbiter determines if a SDRAM request has been made. However, if the answer 124 is no, then the arbiter checks 128 to see if the SRAM controller 26 b needs to write a read_lock_miss entry. If so, then the command request is denied in step. 130 and the flow moves to 134; if not, then the command request is granted 132 and the flow returns to 102.
If the answer was no at 122, then the arbiter checks 134 (see FIG. 3B) to see if a SDRAM request is being made. If so, the arbiter determines 136 if the last granted request was also a SDRAM command request. If it was, then the request is denied 138 and the flow goes to 146 where the arbiter determines if an FBUS command request has been made. Commands. are not granted to the SDRAM controller in consecutive cycles to ensure that there is adequate queue entry space for a SDRAM chained command which is always granted when it occurs (even after a SDRAM_queue_full signal has been asserted). If the last granted command request was not an SDRAM command the SDRAM queues are checked 140 to see if any contains less than N entries. If so, then an SDRAM_queue_full signal is asserted 142, access is denied 138 and the flow moves to 146. If the SDRAM queues have adequate entry space, then the command request is granted 144 and the flow returns to 102.
If a SDRAM request is not being made 134, then the arbiter checks 146 to see if an FBUS command request has been made. If so, the arbiter checks 148 to see if the last granted request was a FBUS request. If so, then the request is denied 150 and the flow moves to 160 where the arbiter determines if a PCI command request has been made. Command requests to the FBUS are not granted in consecutive cycles to improve processing efficiency of the system. If the last granted request was not an FBUS command request 148, then the FBUS queues are checked 152 to see if any contain less than “F” empty entries. For the example.discussed above where there are six microengines and each of the FBUS command queues (pull, hash, push) contains eight entries, F equals five (5) since only a maximum of three (3) commands can be in transit to the FBI queues. Thus, if four or fewer entries are available in any FBUS queue, then the FBUS_queue_full signal is asserted 154, the command is denied 150 and the flow moves to 160. However, if the FBUS queues have adequate space, the request is granted 156 and the flow returns to 102.
If an FBUS request is not made 146, a PCI command request has been asserted 160. Direct memory access is granted and a completion signal is sent, then the flow returns to 102.
It is to be understood that while implementations of the invention have been described, the foregoing description is intended to illustrate and not limit the invention, which is defined by the scope of the appended claims. For example, the flow chart depicted in FIGS. 3A and 3B could be modified to accommodate more, less or different system resources. Other aspects, advantages, and modifications are within the scope of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5155854 *||Feb 3, 1989||Oct 13, 1992||Digital Equipment Corporation||System for arbitrating communication requests using multi-pass control unit based on availability of system resources|
|US5263169 *||Oct 20, 1991||Nov 16, 1993||Zoran Corporation||Bus arbitration and resource management for concurrent vector signal processor architecture|
|US5367678 *||Dec 6, 1990||Nov 22, 1994||The Regents Of The University Of California||Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically|
|US6014729 *||Sep 29, 1997||Jan 11, 2000||Firstpass, Inc.||Shared memory arbitration apparatus and method|
|US6347344 *||Oct 14, 1998||Feb 12, 2002||Hitachi, Ltd.||Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6587906 *||Jan 9, 2003||Jul 1, 2003||Intel Corporation||Parallel multi-threaded processing|
|US6661794 *||Dec 29, 1999||Dec 9, 2003||Intel Corporation||Method and apparatus for gigabit packet assignment for multithreaded packet processing|
|US6725347 *||Jan 16, 2001||Apr 20, 2004||Sun Microsystems, Inc.||Spin-wheel SDRAM access scheduler for high performance microprocessors|
|US6973550||Oct 2, 2002||Dec 6, 2005||Intel Corporation||Memory access control|
|US7000048||Dec 18, 2003||Feb 14, 2006||Intel Corporation||Apparatus and method for parallel processing of network data on a single processing thread|
|US7131125 *||Dec 22, 2000||Oct 31, 2006||Nortel Networks Limited||Method and system for sharing a computer resource between instruction threads of a multi-threaded process|
|US7133950||May 26, 2004||Nov 7, 2006||Sun Microsystems, Inc.||Request arbitration in multi-core processor|
|US7149829 *||Apr 18, 2003||Dec 12, 2006||Sonics, Inc.||Various methods and apparatuses for arbitration among blocks of functionality|
|US7237016 *||Sep 7, 2001||Jun 26, 2007||Palau Acquisition Corporation (Delaware)||Method and system to manage resource requests utilizing link-list queues within an arbiter associated with an interconnect device|
|US7240347 *||Oct 2, 2001||Jul 3, 2007||Juniper Networks, Inc.||Systems and methods for preserving the order of data|
|US7277982||Jul 27, 2004||Oct 2, 2007||International Business Machines Corporation||DRAM access command queuing structure|
|US7277990||Sep 30, 2004||Oct 2, 2007||Sanjeev Jain||Method and apparatus providing efficient queue descriptor memory access|
|US7296105||Oct 3, 2003||Nov 13, 2007||Sonics, Inc.||Method and apparatus for configuring an interconnect to implement arbitration|
|US7418540||Apr 28, 2004||Aug 26, 2008||Intel Corporation||Memory controller with command queue look-ahead|
|US7418543||Dec 21, 2004||Aug 26, 2008||Intel Corporation||Processor having content addressable memory with command ordering|
|US7441245 *||Aug 14, 2003||Oct 21, 2008||Intel Corporation||Phasing for a multi-threaded network processor|
|US7467256||Dec 28, 2004||Dec 16, 2008||Intel Corporation||Processor having content addressable memory for block-based queue structures|
|US7475229||Feb 14, 2006||Jan 6, 2009||Intel Corporation||Executing instruction for processing by ALU accessing different scope of variables using scope index automatically changed upon procedure call and exit|
|US7483377 *||Mar 1, 2005||Jan 27, 2009||Intel Corporation||Method and apparatus to prioritize network traffic|
|US7555630||Dec 21, 2004||Jun 30, 2009||Intel Corporation||Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit|
|US7681018||Jan 12, 2001||Mar 16, 2010||Intel Corporation||Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set|
|US7739436||Nov 1, 2004||Jun 15, 2010||Sonics, Inc.||Method and apparatus for round robin resource arbitration with a fast request to grant response|
|US7743235||Jun 6, 2007||Jun 22, 2010||Intel Corporation||Processor having a dedicated hash unit integrated within|
|US7751402||Oct 10, 2003||Jul 6, 2010||Intel Corporation||Method and apparatus for gigabit packet assignment for multithreaded packet processing|
|US7769097||Dec 31, 2003||Aug 3, 2010||Intel Corporation||Methods and apparatus to control transmission of a multicarrier wireless communication channel through multiple antennas|
|US7853951||Jul 25, 2005||Dec 14, 2010||Intel Corporation||Lock sequencing to reorder and grant lock requests from multiple program threads|
|US7895239||Jan 4, 2002||Feb 22, 2011||Intel Corporation||Queue arrays in network devices|
|US7913034||Aug 1, 2007||Mar 22, 2011||International Business Machines Corporation||DRAM access command queuing|
|US7926013||Dec 31, 2007||Apr 12, 2011||Intel Corporation||Validating continuous signal phase matching in high-speed nets routed as differential pairs|
|US7991983||Jun 3, 2009||Aug 2, 2011||Intel Corporation||Register set used in multithreaded parallel processor architecture|
|US8117620 *||Mar 21, 2005||Feb 14, 2012||Intel Corporation||Techniques for implementing a communication channel with local and global resources|
|US8126077||Dec 21, 2009||Feb 28, 2012||Intel Corporation||MIMO transmitter and methods for transmitting OFDM symbols with cyclic-delay diversity|
|US8316191||Sep 9, 2008||Nov 20, 2012||Intel Corporation||Memory controllers for processor having multiple programmable units|
|US8380923||Nov 8, 2010||Feb 19, 2013||Intel Corporation||Queue arrays in network devices|
|US8397233||May 23, 2007||Mar 12, 2013||Juniper Networks, Inc.||Systems and methods for preserving the order of data|
|US8732368 *||Feb 17, 2005||May 20, 2014||Hewlett-Packard Development Company, L.P.||Control system for resource selection between or among conjoined-cores|
|US8738886||Feb 17, 2004||May 27, 2014||Intel Corporation||Memory mapping in a processor having multiple programmable units|
|US8903003||Jan 24, 2012||Dec 2, 2014||Intel Corporation||Communication station and method for transmitting OFDM symbols with cyclic-delay diversity (CDD)|
|US9075666 *||Aug 20, 2013||Jul 7, 2015||Synopsys, Inc.||Deferred execution in a multi-thread safe system level modeling simulation|
|US9128818||May 23, 2014||Sep 8, 2015||Intel Corporation||Memory mapping in a processor having multiple programmable units|
|US9178840||Feb 22, 2013||Nov 3, 2015||Juniper Networks, Inc.||Systems and methods for preserving the order of data|
|US9201708||Aug 20, 2013||Dec 1, 2015||Synopsys, Inc.||Direct memory interface access in a multi-thread safe system level modeling simulation|
|US20020116442 *||Dec 22, 2000||Aug 22, 2002||Modelski Richard P.||Route switch packet architecture|
|US20020138687 *||Jan 16, 2001||Sep 26, 2002||Liuxi Yang||Spin-wheel SDRAM access scheduler for high performance microprocessors|
|US20030046488 *||Aug 5, 2002||Mar 6, 2003||Rosenbluth Mark B.||Software controlled content addressable memory in a general purpose execution datapath|
|US20030067934 *||Sep 28, 2001||Apr 10, 2003||Hooper Donald F.||Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method|
|US20030135351 *||Jan 17, 2002||Jul 17, 2003||Wilkinson Hugh M.||Functional pipelines|
|US20030231635 *||Jun 18, 2002||Dec 18, 2003||Kalkunte Suresh S.||Scheduling system for transmission of cells to ATM virtual circuits and DSL ports|
|US20030235194 *||Apr 28, 2003||Dec 25, 2003||Mike Morrison||Network processor with multiple multi-threaded packet-type specific engines|
|US20040039895 *||Aug 20, 2003||Feb 26, 2004||Intel Corporation, A California Corporation||Memory shared between processing threads|
|US20040054880 *||Aug 19, 2003||Mar 18, 2004||Intel Corporation, A California Corporation||Microengine for parallel processor architecture|
|US20040068614 *||Oct 2, 2002||Apr 8, 2004||Rosenbluth Mark B.||Memory access control|
|US20040071152 *||Oct 10, 2003||Apr 15, 2004||Intel Corporation, A Delaware Corporation||Method and apparatus for gigabit packet assignment for multithreaded packet processing|
|US20040073728 *||Sep 16, 2003||Apr 15, 2004||Intel Corporation, A California Corporation||Optimizations to receive packet status from FIFO bus|
|US20040073778 *||Jul 8, 2003||Apr 15, 2004||Adiletta Matthew J.||Parallel processor architecture|
|US20040085901 *||Nov 5, 2002||May 6, 2004||Hooper Donald F.||Flow control in a network environment|
|US20040098496 *||Jul 8, 2003||May 20, 2004||Intel Corporation, A California Corporation||Thread signaling in multi-threaded network processor|
|US20040109369 *||Dec 3, 2003||Jun 10, 2004||Intel Corporation, A California Corporation||Scratchpad memory|
|US20040162933 *||Feb 10, 2004||Aug 19, 2004||Intel Corporation, A Delaware Corporation||Sram controller for parallel processor architecture including an address and command queue and method for controlling access to a RAM|
|US20040186921 *||Feb 17, 2004||Sep 23, 2004||Intel Corporation, A California Corporation||Memory mapping in a multi-engine processor|
|US20040210695 *||Apr 18, 2003||Oct 21, 2004||Wolf-Dietrich Weber||Various methods and apparatuses for arbitration among blocks of functionality|
|US20050033884 *||Sep 1, 2004||Feb 10, 2005||Intel Corporation, A Delaware Corporation||Communication between processors|
|US20050039182 *||Aug 14, 2003||Feb 17, 2005||Hooper Donald F.||Phasing for a multi-threaded network processor|
|US20050060457 *||May 26, 2004||Mar 17, 2005||Sun Microsystems, Inc.||Cache crossbar arbitration|
|US20050076125 *||Oct 3, 2003||Apr 7, 2005||Wolf-Dietrich Weber||Low power shared link arbitration|
|US20050132132 *||Jan 25, 2005||Jun 16, 2005||Rosenbluth Mark B.||Software controlled content addressable memory in a general purpose execution datapath|
|US20050138622 *||Dec 18, 2003||Jun 23, 2005||Mcalpine Gary L.||Apparatus and method for parallel processing of network data on a single processing thread|
|US20050144413 *||Dec 30, 2003||Jun 30, 2005||Chen-Chi Kuo||Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches|
|US20050149665 *||Feb 16, 2005||Jul 7, 2005||Intel Corporation, A Delaware Corporation||Scratchpad memory|
|US20050157682 *||Dec 31, 2003||Jul 21, 2005||Sumeet Sandhu||Methods and apparatus to control transmission of a multicarrier wireless communication channel through multiple antennas|
|US20050204111 *||Mar 10, 2004||Sep 15, 2005||Rohit Natarajan||Command scheduling for dual-data-rate two (DDR2) memory devices|
|US20050246481 *||Apr 28, 2004||Nov 3, 2005||Natarajan Rohit||Memory controller with command queue look-ahead|
|US20060026342 *||Jul 27, 2004||Feb 2, 2006||International Business Machines Corporation||DRAM access command queuing structure|
|US20060067348 *||Sep 30, 2004||Mar 30, 2006||Sanjeev Jain||System and method for efficient memory access of queue control data structures|
|US20060069882 *||Sep 21, 2005||Mar 30, 2006||Intel Corporation, A Delaware Corporation||Memory controller for processor having multiple programmable units|
|US20060095634 *||Nov 1, 2004||May 4, 2006||Meyer Michael J||Method and apparatus for round robin resource arbitration with a fast request to grant response|
|US20060140203 *||Dec 28, 2004||Jun 29, 2006||Sanjeev Jain||System and method for packet queuing|
|US20060143373 *||Dec 28, 2004||Jun 29, 2006||Sanjeev Jain||Processor having content addressable memory for block-based queue structures|
|US20060155959 *||Dec 21, 2004||Jul 13, 2006||Sanjeev Jain||Method and apparatus to provide efficient communication between processing elements in a processor unit|
|US20060198385 *||Mar 1, 2005||Sep 7, 2006||Intel Corporation||Method and apparatus to prioritize network traffic|
|US20060212872 *||Mar 21, 2005||Sep 21, 2006||Arun Raghunath||Techniques for implementing a communication channel with suitable properties for run time adaptation|
|US20060236011 *||Apr 15, 2005||Oct 19, 2006||Charles Narad||Ring management|
|US20070022429 *||Jul 25, 2005||Jan 25, 2007||Mark Rosenbluth||Lock sequencing|
|US20070044103 *||Jul 25, 2005||Feb 22, 2007||Mark Rosenbluth||Inter-thread communication of lock protected data|
|US20070124728 *||Nov 28, 2005||May 31, 2007||Mark Rosenbluth||Passing work between threads|
|US20070174372 *||Feb 14, 2006||Jul 26, 2007||Feghali Wajdi K||Programmable processing unit having multiple scopes|
|US20070220189 *||May 23, 2007||Sep 20, 2007||Juniper Networks, Inc,||Systems and methods for preserving the order of data|
|US20070245074 *||Mar 30, 2006||Oct 18, 2007||Rosenbluth Mark B||Ring with on-chip buffer for efficient message passing|
|US20070294471 *||Aug 1, 2007||Dec 20, 2007||International Business Machines Corporation||Dram access command queuing method|
|US20090172629 *||Dec 31, 2007||Jul 2, 2009||Elikan Howard L||Validating continuous signal phase matching in high-speed nets routed as differential pairs|
|US20100097997 *||Dec 21, 2009||Apr 22, 2010||Intel Corporation||Mimo transmitter and methods for transmitting ofdm symbols with cyclic-delay diversity|
|US20150058859 *||Aug 20, 2013||Feb 26, 2015||Synopsys, Inc.||Deferred Execution in a Multi-thread Safe System Level Modeling Simulation|
|USRE41849 *||Jun 22, 2005||Oct 19, 2010||Intel Corporation||Parallel multi-threaded processing|
|CN100502288C||Aug 29, 2004||Jun 17, 2009||中兴通讯股份有限公司||Method for controlling PCI device utilizing network processor micro-engine|
|WO2005020079A2 *||Jul 30, 2004||Mar 3, 2005||Sun Microsystems, Inc.||Cache crossbar arbitration|
|WO2005020079A3 *||Jul 30, 2004||Jan 12, 2006||Olukotun Kunle A||Cache crossbar arbitration|
|U.S. Classification||710/240, 710/52, 712/E09.053, 718/104|
|International Classification||G06F13/00, G06F13/14, G06F9/38|
|Mar 27, 2000||AS||Assignment|
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WOLRICH, GILBERT;BERSTEIN, DEBRA;ADILETTA, MATTHEW J.;AND OTHERS;REEL/FRAME:010716/0588
Effective date: 20000320
|Sep 8, 2006||FPAY||Fee payment|
Year of fee payment: 4
|Sep 9, 2010||FPAY||Fee payment|
Year of fee payment: 8
|May 14, 2014||AS||Assignment|
Owner name: SONY CORPORATION OF AMERICA, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:032893/0199
Effective date: 20140402
|Sep 4, 2014||FPAY||Fee payment|
Year of fee payment: 12