Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6590269 B1
Publication typeGrant
Application numberUS 10/114,201
Publication dateJul 8, 2003
Filing dateApr 1, 2002
Priority dateApr 1, 2002
Fee statusPaid
Publication number10114201, 114201, US 6590269 B1, US 6590269B1, US-B1-6590269, US6590269 B1, US6590269B1
InventorsJason Chuang, Allis Chen, Jachson Hsieh, Hsiu Wen Tu, Meng Ru Tsai, Mon Nan Ho, Fu Yung Huang, Yung Sheng Chiu, Jichen Wu, Chih Cheng Hsu
Original AssigneeKingpak Technology Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Package structure for a photosensitive chip
US 6590269 B1
Abstract
A package structure for a photosensitive chip includes a substrate having an upper surface and a lower surface, and a frame layer having a first surface and a second surface. The frame layer is formed on the substrate by way of injection molding with the first surface contacting the upper surface. A cavity is formed between the substrate and the frame layer. The second surface is formed with a depression in which plural projections each having a suitable height are formed. The frame layer is formed directly on the substrate by way of injection molding. The package structure further includes a photosensitive chip arranged within the cavity, a plurality of wires for connecting the substrate to the photosensitive chip, and a transparent layer rested on the projections within the depression. Accordingly, the yield can be improved and the manufacturing processes can be facilitated.
Images(5)
Previous page
Next page
Claims(2)
What is claimed is:
1. A package structure for a photosensitive chip, comprising:
a substrate having an upper surface and a lower surface opposite to the upper surface;
a frame layer having a first surface and a second surface opposite to the first surface, the frame layer being formed on the substrate with the first surface contacting the upper surface of the substrate, so as to form a cavity together with the substrate;
a photosensitive chip placed on the upper surface of the substrate and within the cavity;
a plurality of wires for electrically connecting the substrate to the photosensitive chip; and
a transparent layer arranged on the frame layer to cover the photosensitive chip, wherein the second surface of the frame layer is formed with a depression in which the transparent layer is placed to cover the photosensitive chip.
2. The package structure according to claim 1, further comprising a plurality of projections each having a suitable height and formed within the depression of the frame layer.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a package structure for a photosensitive chip, and more specifically to a package structure for a photosensitive chip, which can be easily manufactured and possess high production yields.

2. Description of the Related Art

Referring to FIGS. 1 and 2, a conventional package structure for a photosensitive chip is manufactured according to the following steps. First, a substrate 10, on which traces 12 are formed to define a plurality of zones 17, is provided. Then, a plurality of photosensitive chips 13 are arranged on the plurality of zones 17. Next, a frame layer 14 formed with a plurality of slots 16 corresponding to the traces 12 is adhered onto the substrate 10 via an adhesive layer 15. At this time, the photosensitive chips 13 on the substrate 10 are exposed via the slots 16. Then, a plurality of wires 18 are provided to electrically connect the photosensitive chips 13 to the substrate 10. Next, the substrate 10 is cut into package bodies each includes the frame layer 14, as shown in FIG. 2. Then, as shown in FIG. 3, a single package body is placed within a jig 22, and a zone for receiving a transparent glass 20 is defined. Next, the transparent glass 20 covers the frame layer 14 to finish the package processes of the photosensitive chip 13.

There are some drawbacks in the conventional package structure for a photosensitive chip. Thus, the manufacturing processes are complicated, the yield of products is low, and the package cost is high. The drawbacks are described as follows.

1. Since the frame layer 14 has to be glued onto the substrate 10 by the glue layer and then cut into a plurality of package bodies, the gluing process has to be added and the frame layer 14 has to be treated as wasted material. Thus, the package cost is increased.

2. Since the surface of frame layer 14 to which the transparent glass 20 is glued is a flat surface, the transparent glass 20 cannot be positioned on the frame layer 14. Accordingly, the jig 22 has to be provided when the transparent glass is to be glued onto the frame layer 14 so as to define the zone for receiving the transparent glass 20. Thus, the package cost is also increased.

3. When the glue layer 24 is applied onto the frame layer 14 to glue the transparent glass 20, the amount of the applied glue layer 24 is not uniform. Thus, the glued transparent glass 20 may be uneven, and the yield of the products may be influenced.

4. The covering process of the transparent glass 20 is performed after both of the substrate 10 and the frame layer 14 are cut into package bodies. At this time, the wasted material (chip) may contaminate the photosensitive chips 13. Therefore, the yield of the photosensitive chips 13 may be influenced.

In view of these drawbacks, it is therefore an object of the invention to provide a package structure for a photosensitive chip capable of solving the drawbacks of the package structure for a photosensitive chip and making it more applicable.

SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide a package structure for a photosensitive chip, which is capable of simplifying the package processes, saving the material and thus lowering the manufacturing cost.

Another object of the invention is to provide a package structure for a photosensitive chip capable of facilitating the covering process of the transparent glass so as to improve the production yield.

Still another object of the invention is to provide a package structure for a photosensitive chip capable of smoothly attaching the transparent glass onto the frame layer and improving the production yield.

To achieve the above-mentioned objects, the invention provides a package structure for a photosensitive chip. The package structure includes a substrate having an upper surface and a lower surface, and a frame layer having a first surface and a second surface. The frame layer is formed on the substrate by way of injection molding with the first surface contacting the upper surface. A cavity is formed between the substrate and the frame layer. The second surface is formed with a depression in which plural projections each having a suitable height are formed. The frame layer is formed directly on the substrate by way of injection molding. The package structure further includes a photosensitive chip arranged within the cavity, a plurality of wires for connecting the substrate to the photosensitive chip, and a transparent layer rested on the projections within the depression. Accordingly, the yield can be improved and the manufacturing processes can be facilitated.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a pictorially exploded view showing a conventional package structure for a photosensitive chip.

FIG. 2 is a schematic illustration showing a first cross-sectional view of the conventional package structure for a photosensitive chip in the manufacturing process.

FIG. 3 is a schematic illustration showing a second cross-sectional view of the conventional package structure for a photosensitive chip in the manufacturing process.

FIG. 4 is a cross-sectional view showing a package structure for a photosensitive chip of the invention.

FIG. 5 is a pictorial view showing a substrate formed by way of injection molding in the package structure for photosensitive chips of the invention.

FIG. 6 is a schematic illustration showing a first cross-sectional view of the package structure for a photosensitive chip of the invention in the manufacturing process.

FIG. 7 is a schematic illustration showing a second cross-sectional view of the package structure for a photosensitive chip of the invention in the manufacturing process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 4, the package structure in accordance with one embodiment of the invention includes a substrate 30, a frame layer 32, a photosensitive chip 34 and transparent layer 36.

The substrate 30 has an upper surface 38 and a lower surface 40. The upper surface 38 is formed with a plurality of traces.

The frame layer 32 is a frame structure having a first surface 44 and a second surface 46 opposite to the first surface 44. In this embodiment, the frame layer 32 is directly formed on the substrate 30 by way of injection molding. A cavity 42 is formed between the frame layer 32 and the upper surface 38 of the substrate 30. The frame layer 32 is mounted on the upper surface 38 of the substrate 30 with the first surface 44 contacting the substrate 30. A depression 48 is formed at the second surface 46 in the injection molding process. A plurality of projections 50 each having a suitable height is also formed within the depression 48.

The photosensitive chip 34 is arranged within the cavity 42 and attached to the upper surface 38 of the substrate 30. A plurality of wires 43 are provided to electrically connect the photosensitive chip 34 to the substrate 30, so that the signals from the photosensitive chip 34 can be transmitted to the substrate 30.

The transparent layer 36 may be a piece of transparent glass, which is attached onto the depression 48 formed in the frame layer 32 by a glue layer 52. The transparent layer 36 is effectively attached onto the frame layer 32 and rested on the projections 50 within the depression 48. Thus, the transparent layer 36 can smoothly cover the photosensitive chip 34.

During the manufacturing processes, as shown in FIG. 5, on the upper surface 38 of the substrate 30 is formed with traces 39 defining a plurality of zones. Then, a plurality of frame layers 32 are formed, by way of injection molding, in the plurality of zones defined by the traces 39 formed on the upper surface 38 of the substrate 30. Accordingly, a cavity 42 is formed between each frame layer 32 and the upper surface 38 of the substrate 30. Meanwhile, depressions 48 are formed on the second surface 46 of the frame layer 32, and projections 50 each having a suitable height are formed within each depression 48.

As shown in FIG. 6, the photosensitive chips 34 are arranged within the cavities 42, respectively, and are attached onto the upper surface 38 of the substrate 30. Then, a plurality of wires 43 are provided to electrically connect the photosensitive chips 34 to the substrate 30, respectively.

Subsequently, as shown in FIG. 7, a plurality of transparent layers 36 are arranged within the depressions 48 coated with glue layers 52, respectively. When the transparent layers 36 are placed to cover the depressions 48, the glue layers 52 are forced to uniform diffuse over the depressions 48. Thus, the transparent layers 36 are effectively adhered onto the frame layers 32 and rested on the projections 50 within the depressions 48. Accordingly, the transparent layers 36 can smoothly cover the photosensitive chips 34. Finally, the packaged photosensitive chips are cut into a plurality of individual package factures, as shown in FIG. 4.

According to the above-mentioned structure, the invention possesses the following advantages.

1. Since the frame layers 32 are formed on the substrate 30 by way of injection molding, the gluing process in the prior art can be omitted to simplify the manufacturing processes. Furthermore, the adhesive reliability between the frame layers 32 and the substrate 30 is better than that in the prior art.

2. Since the frame layers 32 are directly formed by way of injection molding, the material can be saved so that the manufacturing cost may be lowered.

3. Forming the depressions 48 each having a suitable size on the second surface 46 of the frame layer 32, it is convenient to directly place the transparent layers 36 within the depressions 48. Thus, no jig has to be used to guide the placements of the transparent layers 36, thereby facilitating the covering process. In addition, the covering process can be performed on a piece of substrate 30 without the inconvenience caused by the cutting process followed by the covering process in the prior art.

4. When being placed within the depressions 48 formed with the projections 50, the transparent layers 36 are rested on the projections 50 and the glue layers 52 may evenly diffuse over the depressions 48. Accordingly, the transparent layers 36 may smoothly cover the frame layers 32 so that package bodies with better qualities can be obtained.

5. Since the cutting process of the substrate 30 is performed only after the covering process of the transparent layers 36, the waste material is free from being left on the photosensitive chips 34. Thus, package bodies with better qualities can be obtained.

While the invention has been described by way of an example and in terms of a preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment. To the contrary, it is intended to cover various modifications. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4972089 *Apr 3, 1989Nov 20, 1990Motorola Inc.Single package electro-optic transmitter-receiver
US5256901 *Jul 20, 1992Oct 26, 1993Ngk Insulators, Ltd.Ceramic package for memory semiconductor
US5293069 *Nov 12, 1992Mar 8, 1994Ngk Spark Plug Co., Ltd.Ceramic-glass IC package assembly having multiple conductive layers
US5324888 *Oct 13, 1992Jun 28, 1994Olin CorporationMetal electronic package with reduced seal width
US6057597 *Oct 14, 1998May 2, 2000Micron Technology, Inc.Semiconductor package with pre-fabricated cover
US20020060287 *Jan 24, 2001May 23, 2002Ho Mon NanStructure of a photosensor and method for packaging the same
USH1153 *Jan 28, 1991Mar 2, 1993 Non-metallized chip carrier
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6680525 *Jan 9, 2003Jan 20, 2004Kingpak Technology Inc.Stacked structure of an image sensor
US6740973 *Jan 9, 2003May 25, 2004Kingpak Technology Inc.Stacked structure for an image sensor
US6933493 *Apr 7, 2003Aug 23, 2005Kingpak Technology Inc.Image sensor having a photosensitive chip mounted to a metal sheet
US6989296 *May 12, 2004Jan 24, 2006Siliconware Precision Industries Co., Ltd.Fabrication method of semiconductor package with photosensitive chip
US7005720 *Jan 23, 2004Feb 28, 2006Siliconware Precision Industries Co., Ltd.Semiconductor package with photosensitive chip and fabrication method thereof
US7084474Oct 5, 2004Aug 1, 2006Siliconware Precision Industries Co., Ltd.Photosensitive semiconductor package and method for fabricating the same
US7119433 *Jun 16, 2004Oct 10, 2006International Business Machines CorporationPackaging for enhanced thermal and structural performance of electronic chip modules
US7247509 *Aug 27, 2004Jul 24, 2007Matsushita Electric Industrial Co., Ltd.Method for manufacturing solid-state imaging devices
US7273765 *Sep 30, 2003Sep 25, 2007Matsushita Electric Industrial Co., Ltd.Solid-state imaging device and method for producing the same
US7378724 *Jun 24, 2005May 27, 2008Taiwan Semiconductor Manufacturing Company, Ltd.Cavity structure for semiconductor structures
US7417327 *Oct 31, 2005Aug 26, 2008Altus Technology Inc.IC chip package with cover
US7528884 *Oct 28, 2004May 5, 2009Panasonic CorporationOptical device
US7858446Nov 2, 2007Dec 28, 2010Siliconware Precision Industries Co., Ltd.Sensor-type semiconductor package and fabrication method thereof
US7920206 *Sep 4, 2008Apr 5, 2011Samsung Electro-Mechanics Co., Ltd.Camera module package
US20140008739 *Sep 4, 2013Jan 9, 2014Freescale Semiconductor, Inc.Semiconductor device and method of fabricating same
CN100490160COct 11, 2004May 20, 2009松下电器产业株式会社Optical device
Classifications
U.S. Classification257/432, 257/704, 257/E31.118, 257/783
International ClassificationH01L31/0203
Cooperative ClassificationH01L2224/48091, H01L2224/48227, H01L2224/32225, H01L2224/73265, H01L31/0203
European ClassificationH01L31/0203
Legal Events
DateCodeEventDescription
Jun 28, 2011B1Reexamination certificate first reexamination
Free format text: CLAIM 1 IS CANCELLED. CLAIM 2 IS DETERMINED TO BE PATENTABLE AS AMENDED.
Jan 8, 2011FPAYFee payment
Year of fee payment: 8
Sep 28, 2010RRRequest for reexamination filed
Effective date: 20100630
Jul 13, 2006FPAYFee payment
Year of fee payment: 4
Apr 1, 2002ASAssignment
Owner name: KINGPAK TECHNOLOGY INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUANG, JASON;CHEN, ALLIS;HSIEH, JACHSON;AND OTHERS;REEL/FRAME:012781/0920
Effective date: 20020320
Owner name: KINGPAK TECHNOLOGY INC. NO. 84, TAIHO RD., CHUPEI
Owner name: KINGPAK TECHNOLOGY INC. NO. 84, TAIHO RD., CHUPEIH
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUANG, JASON /AR;REEL/FRAME:012781/0920