|Publication number||US6615305 B1|
|Application number||US 09/384,494|
|Publication date||Sep 2, 2003|
|Filing date||Aug 27, 1999|
|Priority date||Aug 27, 1998|
|Publication number||09384494, 384494, US 6615305 B1, US 6615305B1, US-B1-6615305, US6615305 B1, US6615305B1|
|Inventors||Morten Vested Olesen, Steen Vase Kock|
|Original Assignee||Intel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Referenced by (80), Classifications (5), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application claims the benefit of prior U.S. provisional application No. 60/098,079, filed Aug. 27, 1998.
This invention relates to data transfer and processing within a computer system.
An exemplary data transfer unit 10 and CPU 20 are depicted in FIG. 1. The data transfer unit 10 transfers data as instructed by the CPU 20. When the data transfer unit has completed a data transfer (an event) the CPU is interrupted 30 to process the data. In a typical computer system, it is common for a CPU 20 to receive and process a huge number of interrupts. Due to the time and resources necessary to process an interrupt, frequent interrupts often result in reduced CPU 20 performance. It is therefore desirable to reduce the number of CPU interrupts necessary to transfer data within a system.
In general, in one aspect, the invention features a method for controlling (pacing) the number of interrupts generated by a data transfer unit to a CPU. Data transfers (events) from a data transfer unit are monitored and recorded before they reach the CPU. When the number of data transfers reaches a defined threshold value, an interrupt is generated to the CPU which allows it to acknowledge and process the data transfers prior to the interrupt.
Another implementation of the invention may include a timing method for generating interrupts in conjunction with the pacing method. The method includes defining a time value to specify the minimum or maximum amount of time between interrupts.
In general, in another aspect, the invention features an apparatus for controlling (pacing) the number of interrupts generated by a data transfer unit to a CPU. The apparatus includes a pacing counter which contains a control unit, a threshold register, event register, and comparator. The control unit monitors and counts events as they are generated by the data transfer unit and also receives the count of events already acknowledged by the CPU. The threshold register is set at a defined value, corresponding to the number of events at which an interrupt will be generated. The event register counts the number of events generated by the data transfer unit. The comparator compares the number of events generated with the defined threshold value, and when the number of generated events corresponds to the threshold value, it generates an interrupt to the CPU.
Other implementations may include the following advantages. A timing apparatus may be used in conjunction with the pacing apparatus. The timing apparatus may be set to specify an amount of time, including a minimum or maximum time, between interrupts. An OR gate may be used to accommodate both the pacing and timing apparatuses and prevent the transmission of simultaneous interrupts, separately generated by each apparatus.
A preset number of data transfers can be thus effected before a CPU is interrupted. The number of interrupts a CPU must process is thus limited, allowing for greater CPU efficiency and performance.
FIG. 1 is a diagram of a computer system.
FIG. 2 is a diagram of a data transfer unit operating with an interrupt pacing unit.
FIG. 3 is an event timeline.
FIG. 4 is an event timeline.
FIG. 5 is a diagram of a pacing counter logic.
Referring to FIG. 2, a pacing unit 40 is used to intercept events (data transfers) from a data transfer unit 35. The pacing unit contains a pacing counter 50 that is increased when an event is intercepted. When the value of the pacing counter reaches a selected threshold limit, n, an interrupt 80 is sent from the pacing unit to the CPU 120. After the CPU 120 accepts and acknowledges the n events, the pacing unit 40 decreases the pacing counter 50 by n. If the number of acknowledged interrupt events is greater than the pacing counter value a special error interrupt may be generated. If the value of the pacing counter is equal to or higher than the threshold value after the CPU 120 has acknowledged a number of events another interrupt may be immediately generated.
FIG. 3 depicts an example of this method, where the threshold value is five. The CPU is interrupted 130 after five events are received from the data transfer unit, and before it can process and acknowledge the events, two additional events occur. The CPU acknowledges the five events at 140. Only three more events 150 then need to occur before the CPU is interrupted again at 160, to handle the next five events.
FIG. 4 depicts a second example where the threshold is set to five. The CPU is interrupted at 170 after five events have been received from the data transfer unit, and as before, before the CPU processes and acknowledges the first five events, two additional events have occurred. Here, the CPU receives all the events available from the pacing counter, and acknowledges at 180 the seven events it has processed. The pacing unit generates the next interrupt at 190 when five more interrupt events 200 have occurred.
Referring again to FIG. 2, the pacing counter logic 50 registers events that are transferred from the data transfer unit 35 to the CPU 120. A threshold value 110, as determined by a user is conveyed from the CPU 120 to the pacing counter logic 50. The threshold value 110 represents the number of data transfers (events) the pacing unit 40 receives before an interrupt is generated. In addition, an acknowledgement count 100 is generated by the CPU 120 to the pacing counter logic 50. The acknowledgment count 100 represents the number of events the CPU 120 has received and processed. By comparing the number of events generated by the data transfer unit and the threshold value 110, the pacing counter logic 50 is able to generate an interrupt to the CPU at the appropriate time, as illustrated in the examples of FIGS. 3 and 4.
Alternatively, the pacing method can be combined with a timer method of generating interrupts to a CPU. Referring to FIG. 2, a timer logic 60 is used within the interrupt pacing unit 40. The timer logic 60 receives a timeout value 90 from the CPU 120 as set by a user. The timeout value can be either a minimum or maximum time value between generated interrupts. For example, the interrupt pacing unit 40 may be programmed to generate an interrupt every X events or every Y minutes, whichever comes first. Alternatively, the pacing unit 40 can be programmed to generate an interrupt only after a minimum amount of time has passed. For example, if the timer logic 60 is set for a y minute minimum time, the pacing unit 40 will not generate an interrupt until y minutes have elapsed since the last interrupt or x events, whichever comes later. The criteria for selecting these parameters will depend upon the flow of data traffic from the data transfer unit 35 to the CPU 120 and the processing capacity of the CPU 120 itself. In order to accommodate both a pacing counter logic 50 and a timer logic 60, an OR gate 70 is used to enable the interrupt to come from either the pacing logic or the timer logic, and the interrupt signal is fed back to both logics, to reset the timing counter and to disable the pacing counter until an acknowledge signal from the CPU is received.
Referring to FIG. 5, a pacing counter logic 50 contains a control unit 210 which receives events 220 from the data transfer unit 230 and an acknowledgement count 240 from the CPU 250. The event 220 and acknowledgement count 240 data are transferred to an event register 260 which tracks both parameters. The value of the event register is increased with every event that is generated by the data transfer unit 230. A threshold register 280 receives a threshold value 270 as set by a user. Both the threshold register 280 and the event register 260 transfer their respective data values to a comparator 290. The comparator 290 compares the threshold value 270 with the number of events received by the event register. If the number of received events 220 is equal to the threshold limit 270, an interrupt 300 is generated.
Thereafter, if the number of acknowledged events 240 is greater than the threshold limit 270, (in the case of FIG. 3) or the number of registered events (in the case of FIG. 4) a special error interrupt 310 is generated. When the CPU acknowledges n events, and no error interrupt is generated, the event register 260 is decreased by n. Subsequent events generated by the data transfer unit 230 increase the event register 260 again, until the threshold limit 270 is reached and another interrupt 300 is generated.
While the invention has been particularly shown and described with reference to a preferred embodiment and alternate embodiments thereof, it will be understood by persons skilled in the relevant art that various changes in form and details can be made therein without departing from the spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5659758 *||Jul 7, 1995||Aug 19, 1997||Sun Microsystems, Inc.||Interrupt modular for receiving bursty high speed network traffic|
|US5708814 *||Nov 21, 1995||Jan 13, 1998||Microsoft Corporation||Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events|
|US5913071 *||Jul 26, 1993||Jun 15, 1999||National Semiconductor Corporation||Scalar interrupt-acknowledgement system that responds to a plurality of events with a single interrupt signal|
|US5933613||Jul 3, 1996||Aug 3, 1999||Hitachi, Ltd.||Computer system and inter-bus control circuit|
|US5943479 *||Jan 2, 1997||Aug 24, 1999||Digital Equipment Corporation||Method for reducing the rate of interrupts in a high speed I/O controller|
|US6012121 *||Apr 8, 1997||Jan 4, 2000||International Business Machines Corporation||Apparatus for flexible control of interrupts in multiprocessor systems|
|US6189066 *||Feb 26, 1999||Feb 13, 2001||3Com Corporation||System and method for dynamically selecting interrupt time interval threshold parameters|
|US6189067 *||Feb 26, 1999||Feb 13, 2001||3Com Corporation||System and method for dynamically selecting interrupt quantity threshold parameters|
|US6192440 *||Feb 26, 1999||Feb 20, 2001||3Com Corporation||System and method for dynamically selecting interrupt storage time threshold parameters|
|US6345345 *||Jan 26, 1999||Feb 5, 2002||Advanced Micro Devices, Inc.||Data communications device and associated method for arbitrating access using dynamically programmable arbitration scheme and limits on data transfers|
|US6351785 *||Jan 26, 1999||Feb 26, 2002||3Com Corporation||Interrupt optimization using varying quantity threshold|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6775723 *||Sep 21, 2001||Aug 10, 2004||International Business Machines Corporation||Efficient reading of a remote first in first out buffer|
|US6889277 *||Apr 18, 2002||May 3, 2005||Sun Microsystems, Inc.||System and method for dynamically tuning interrupt coalescing parameters|
|US6967920 *||Jul 23, 2001||Nov 22, 2005||Texas Instruments Incorporated||Smart interface for payload transfers in networking applications|
|US6988156 *||Oct 10, 2002||Jan 17, 2006||Sun Microsystems, Inc.||System and method for dynamically tuning interrupt coalescing parameters|
|US7032049 *||Sep 24, 2001||Apr 18, 2006||Infineon Technologies Ag||Apparatus for relaying received interrupt requests|
|US7054972 *||Dec 13, 2002||May 30, 2006||Lsi Logic Corporation||Apparatus and method for dynamically enabling and disabling interrupt coalescing in data processing system|
|US7350007 *||Apr 5, 2005||Mar 25, 2008||Hewlett-Packard Development Company, L.P.||Time-interval-based system and method to determine if a device error rate equals or exceeds a threshold error rate|
|US7464210 *||Jan 19, 2005||Dec 9, 2008||Renesas Technology Corp.||Data processing system having a data transfer unit for converting an integer into a floating-point number when tranferring data from a peripheral circuit to a memory|
|US7478186 *||Sep 13, 2004||Jan 13, 2009||Integrated Device Technology, Inc.||Interrupt coalescer for DMA channel|
|US7613860||Nov 3, 2009||International Business Machines Corporation||Prioritization of interrupts in a storage controller based on interrupt control directives received from hosts|
|US7617345||Jul 2, 2007||Nov 10, 2009||International Business Machines Corporation||Prioritization of interrupts in a storage controller based on interrupt control directives received from hosts|
|US7627688 *||Jul 9, 2003||Dec 1, 2009||Vignette Corporation||Method and system for detecting gaps in a data stream|
|US7664015 *||Oct 20, 2004||Feb 16, 2010||L-3 Communications Security & Detection Systems||Inspection system with data acquisition system interconnect protocol|
|US7802026 *||Sep 21, 2010||Marvell International Ltd.||Method and system for processing frames in storage controllers|
|US7895355 *||Nov 6, 2009||Feb 22, 2011||Vignette Software Llc||Method and system for detecting gaps in a data stream|
|US7899956 *||Mar 1, 2011||Broadcom Corporation||System and method of reducing the rate of interrupts generated by a device in microprocessor based systems|
|US7979618 *||Dec 21, 2007||Jul 12, 2011||Samsung Electronics Co., Ltd.||Image forming apparatus and control method thereof|
|US7987307 *||Sep 22, 2006||Jul 26, 2011||Intel Corporation||Interrupt coalescing control scheme|
|US8291040||Oct 11, 2011||Oct 16, 2012||Open Text, S.A.||System and method of associating events with requests|
|US8370541||Sep 21, 2010||Feb 5, 2013||Marvell International Ltd.||Method and system for processing frames in storage controllers|
|US8386561||Nov 6, 2008||Feb 26, 2013||Open Text S.A.||Method and system for identifying website visitors|
|US8386683 *||Feb 26, 2013||Fujitsu Limited||Information processing apparatus, interrupt control device and interrupt control method|
|US8458387||Jun 4, 2013||International Business Machines Corporation||Converting a message signaled interruption into an I/O adapter event notification to a guest operating system|
|US8468284||Jun 18, 2013||International Business Machines Corporation||Converting a message signaled interruption into an I/O adapter event notification to a guest operating system|
|US8478922||Jun 23, 2010||Jul 2, 2013||International Business Machines Corporation||Controlling a rate at which adapter interruption requests are processed|
|US8495403||Dec 31, 2008||Jul 23, 2013||Intel Corporation||Platform and processor power management|
|US8504754||Jun 23, 2010||Aug 6, 2013||International Business Machines Corporation||Identification of types of sources of adapter interruptions|
|US8505032||Jun 23, 2010||Aug 6, 2013||International Business Machines Corporation||Operating system notification of actions to be taken responsive to adapter events|
|US8510599||Jun 23, 2010||Aug 13, 2013||International Business Machines Corporation||Managing processing associated with hardware events|
|US8549182||Jun 23, 2010||Oct 1, 2013||International Business Machines Corporation||Store/store block instructions for communicating with adapters|
|US8566480||Jun 23, 2010||Oct 22, 2013||International Business Machines Corporation||Load instruction for communicating with adapters|
|US8572635||Jun 23, 2010||Oct 29, 2013||International Business Machines Corporation||Converting a message signaled interruption into an I/O adapter event notification|
|US8578014||Sep 11, 2012||Nov 5, 2013||Open Text S.A.||System and method of associating events with requests|
|US8601497||May 2, 2012||Dec 3, 2013||International Business Machines Corporation||Converting a message signaled interruption into an I/O adapter event notification|
|US8615622||Jun 23, 2010||Dec 24, 2013||International Business Machines Corporation||Non-standard I/O adapters in a standardized I/O architecture|
|US8615645||Jun 23, 2010||Dec 24, 2013||International Business Machines Corporation||Controlling the selectively setting of operational parameters for an adapter|
|US8621112||Jun 23, 2010||Dec 31, 2013||International Business Machines Corporation||Discovery by operating system of information relating to adapter functions accessible to the operating system|
|US8626970||Jun 23, 2010||Jan 7, 2014||International Business Machines Corporation||Controlling access by a configuration to an adapter function|
|US8631222||Nov 8, 2012||Jan 14, 2014||International Business Machines Corporation||Translation of input/output addresses to memory addresses|
|US8635430||Jun 23, 2010||Jan 21, 2014||International Business Machines Corporation||Translation of input/output addresses to memory addresses|
|US8639858||Jun 23, 2010||Jan 28, 2014||International Business Machines Corporation||Resizing address spaces concurrent to accessing the address spaces|
|US8645606||Jun 23, 2010||Feb 4, 2014||International Business Machines Corporation||Upbound input/output expansion request and response processing in a PCIe architecture|
|US8645767||Jun 23, 2010||Feb 4, 2014||International Business Machines Corporation||Scalable I/O adapter function level error detection, isolation, and reporting|
|US8650335||Jun 23, 2010||Feb 11, 2014||International Business Machines Corporation||Measurement facility for adapter functions|
|US8650337||Jun 23, 2010||Feb 11, 2014||International Business Machines Corporation||Runtime determination of translation formats for adapter functions|
|US8683108||Jun 23, 2010||Mar 25, 2014||International Business Machines Corporation||Connected input/output hub management|
|US8700959||Nov 27, 2012||Apr 15, 2014||International Business Machines Corporation||Scalable I/O adapter function level error detection, isolation, and reporting|
|US8745292||Jun 23, 2010||Jun 3, 2014||International Business Machines Corporation||System and method for routing I/O expansion requests and responses in a PCIE architecture|
|US8918573||Jun 23, 2010||Dec 23, 2014||International Business Machines Corporation||Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment|
|US9021022||Jan 28, 2013||Apr 28, 2015||Open Text S.A.||Method and system for identifying website visitors|
|US9134911||Dec 11, 2013||Sep 15, 2015||International Business Machines Corporation||Store peripheral component interconnect (PCI) function controls instruction|
|US9195623||Jun 23, 2010||Nov 24, 2015||International Business Machines Corporation||Multiple address spaces per adapter with address translation|
|US9201830||Nov 13, 2012||Dec 1, 2015||International Business Machines Corporation||Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment|
|US9213661||Jun 23, 2010||Dec 15, 2015||International Business Machines Corporation||Enable/disable adapters of a computing environment|
|US9298659||Nov 13, 2012||Mar 29, 2016||International Business Machines Corporation||Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIE) environment|
|US9342352||Jun 23, 2010||May 17, 2016||International Business Machines Corporation||Guest access to address spaces of adapter|
|US20020073263 *||Sep 24, 2001||Jun 13, 2002||Jens Barrenscheen||Apparatus for relaying received interrupt requests|
|US20030016670 *||Jul 23, 2001||Jan 23, 2003||Michael Seidl||Smart interface for payload transfers in networking applications|
|US20030061418 *||Sep 21, 2001||Mar 27, 2003||International Business Machines Corporation||Efficient reading of a remote first in first out buffer|
|US20030200368 *||Apr 18, 2002||Oct 23, 2003||Musumeci Gian-Paolo D.||System and method for dynamically tuning interrupt coalescing parameters|
|US20030200369 *||Oct 10, 2002||Oct 23, 2003||Musumeci Gian-Paolo D.||System and method for dynamically tuning interrupt coalescing parameters|
|US20040117534 *||Dec 13, 2002||Jun 17, 2004||Parry Owen N.||Apparatus and method for dynamically enabling and disabling interrupt coalescing in data processing system|
|US20050193156 *||Jan 19, 2005||Sep 1, 2005||Masafumi Inoue||Data processing system|
|US20060080470 *||Dec 13, 2004||Apr 13, 2006||Nelson Sollenberger||System and method of reducing the rate of interrupts generated by a device in microprocessor based systems|
|US20060083257 *||Oct 20, 2004||Apr 20, 2006||L-3 Communications Security & Detection Systems||Inspection system with data acquisition system interconnect protocol|
|US20060224808 *||Apr 5, 2005||Oct 5, 2006||Depew Kevin G||System and method to determine if a device error rate equals or exceeds a threshold|
|US20080077724 *||Sep 22, 2006||Mar 27, 2008||Parthasarathy Sarangam||Interrupt coalescing control scheme|
|US20090013117 *||Sep 26, 2007||Jan 8, 2009||Ic Plus Corp.||System and method for generating interrupt|
|US20090013118 *||Jul 2, 2007||Jan 8, 2009||International Business Machines Corporation||Prioritization of interrupts in a storage controller based on interrupt control directives received from hosts|
|US20090013119 *||Jul 2, 2007||Jan 8, 2009||International Business Machines Corporation|
|US20090019203 *||Dec 21, 2007||Jan 15, 2009||Samsung Electronics Co., Ltd||Image forming apparatus and control method thereof|
|US20090083269 *||Nov 6, 2008||Mar 26, 2009||Vignette Corporation||Method and system for identifying website visitors|
|US20090240802 *||May 5, 2008||Sep 24, 2009||Hewlett-Packard Development Company L.P.||Method and apparatus for self tuning network stack|
|US20100058158 *||Mar 4, 2010||Vignette Corporation||Method and system for detecting gaps in a data stream|
|US20100169683 *||Dec 31, 2008||Jul 1, 2010||Ren Wang||Platform and processor power management|
|US20100250811 *||Sep 23, 2009||Sep 30, 2010||Fuji Xerox Co., Ltd.||Interrupt controller and image-forming device|
|US20110016246 *||Sep 30, 2010||Jan 20, 2011||Fujitsu Limited||Information processing apparatus, interrupt control device and interrupt control method|
|US20140095752 *||Sep 28, 2012||Apr 3, 2014||Apple Inc.||Interrupt suppression strategy|
|WO2009003903A1 *||Jun 26, 2008||Jan 8, 2009||International Business Machines Corporation||Prioritization of interrupts in a storage controller|
|WO2011160704A1||Nov 8, 2010||Dec 29, 2011||International Business Machines Corporation||Controlling a rate at which adapter interruption requests are processed|
|U.S. Classification||710/262, 710/266|
|Nov 12, 1999||AS||Assignment|
Owner name: OLICOM A/S, DENMARK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OLESEN, MORTEN VESTED;KOCK, STEEN VASE;REEL/FRAME:010379/0130;SIGNING DATES FROM 19991018 TO 19991021
|May 16, 2000||AS||Assignment|
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OLICOM A/S;REEL/FRAME:010826/0156
Effective date: 20000504
|Feb 26, 2007||FPAY||Fee payment|
Year of fee payment: 4
|Feb 24, 2011||FPAY||Fee payment|
Year of fee payment: 8
|Apr 10, 2015||REMI||Maintenance fee reminder mailed|
|Sep 2, 2015||LAPS||Lapse for failure to pay maintenance fees|
|Oct 20, 2015||FP||Expired due to failure to pay maintenance fee|
Effective date: 20150902