Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6649460 B2
Publication typeGrant
Application numberUS 10/028,523
Publication dateNov 18, 2003
Filing dateOct 25, 2001
Priority dateOct 25, 2001
Fee statusPaid
Also published asUS20030082872
Publication number028523, 10028523, US 6649460 B2, US 6649460B2, US-B2-6649460, US6649460 B2, US6649460B2
InventorsEffendi Leobandung
Original AssigneeInternational Business Machines Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Fabricating a substantially self-aligned MOSFET
US 6649460 B2
Abstract
The present invention includes methods and structures for forming at least a substantially self-aligned MOSFET. According to the present invention, a method of fabricating a semiconductor device includes providing a substrate; providing first materials (such as a first polysilicon) having horizontal surfaces and also having opposed vertical surfaces forming a trench; providing a second material (such as a second polysilicon) in the trench and over the vertical and horizontal surfaces, the second material having a substantially (eg, ±10%) uniform thickness so as to form a notch over the trench; providing a masking material (such as an oxide or a nitride) into the notch, and then removing the second material using the masking material as a mask in a direction toward the first material, so that a vertical surface of one of the first materials is at least substantially aligned with a vertical surface of the second material.
Images(9)
Previous page
Next page
Claims(12)
What is claimed is:
1. A method of fabricating a semiconductor transistor device, comprising:
providing a substrate;
providing first materials having horizontal surfaces and also having opposed vertical surfaces forming a trench;
providing a second material in the trench and over the vertical and horizontal surfaces, the second material having a substantially uniform thickness so as to form a notch over the trench;
providing a masking material into the notch and planarizing, where the masking material is an insulator, and then
removing the second material using the masking material as a mask in a direction toward the first material, so that a vertical surface of one of the first materials is at least substantially aligned with a vertical surface of the second material.
2. The method as claimed in claim 1, further comprising providing layers on the on the opposed vertical surfaces of the first materials prior to said step of providing a second material.
3. The method as claimed in claim 1, wherein said step of providing first materials comprises providing polysilicon layers.
4. The method as claimed in claim 1, wherein said step of providing a second material comprises providing a polysilicon layer.
5. The method as claimed in claim 1, wherein said step of providing a masking material comprises providing a layer of oxide into the notch.
6. The method as claimed in claim 1, wherein said step of providing a masking material comprises providing a layer of nitride into the notch.
7. The method as claimed in claim 1, wherein said step of removing the second material comprises wet etching a polysilicon layer having the substantially uniform thickness.
8. The method as claimed in claim 1, wherein each of the first materials comprises a first polysilicon material, and the second material comprises a second polysilicon material, and wherein said method further comprises providing phosphorus materials in the first and second polysilicon materials.
9. The method as claimed in claim 1, wherein said step of providing a substrate comprises providing a silicon substrate.
10. The method as claimed in claim 1, wherein said step of providing a substrate comprises providing a silicon-on-insulator substrate.
11. The method as claimed in claim 1, wherein said step of removing comprises etching the second material on two sides of the masking material in a direction toward the first materials, so that vertical surfaces of the first materials are substantially aligned with vertical surfaces of the second material.
12. A method of fabricating a semiconductor device, comprising:
providing a semiconductor substrate;
disposing a first oxide layer on the substrate;
disposing a nitride layer on the first oxide layer;
removing portions of the first layers;
removing portions of the substrate adjacent to the remaining first layers;
disposing side walls on substantially coplanar surfaces of the first layers and the substrate;
disposing second oxide layers on surfaces of the substrate which are substantially normal to the side walls;
removing the side walls;
disposing and planarizing a first layer of polysilicon on the second oxide layers;
disposing a third oxide layer on the layer of polysilicon and on the nitride layer;
removing the third oxide layer from a top of the nitride layer;
removing the nitride layer to form a trench;
disposing a second layer of polysilicon having a substantially uniform thickness over the trench and over the third oxide layer, so that the second layer of polysilicon forms a notch;
disposing and planarizing a masking material into the notch so that the masking material substantially fills the notch; and then
removing the second layer of polysilicon immediately adjacent to the masking material in a direction normal to the first layer of polysilicon, so that a vertical surface of the second polysilicon layer is substantially coplanar with a vertical surface of the first polysilicon layer.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to integrated circuits and, more particularly, to MOS type semiconductor devices such as MOSFETs.

2. Description of the Related Art

A method of increasing the performance of integrated circuits is to shrink the channel length of an integrated circuit such as a MOSFET. By shrinking the MOSFET channel length, higher on-current and lower gate capacitance can be achieved, so that the overall circuit performance increases. One major challenge in shrinking the transistor channel length is to minimize well-known short channel effects. Short channel effects occur when the source and drain of the MOSFET become too close to each other, which causes the gate of the MOSFET to lose control over the channel causing uncontrollable leakage current even in the off-state of the transistor. To minimize the short channel effects, the depth of the source and drain extensions (junctions) of the MOSFET are reduced, so that the gate can have more control over the channel.

The source and drain extensions are usually formed by implanting electrically active species into a silicon layer to form n+ doped silicon for the NMOSFET source and drain extensions, and p+ doped silicon for the PMOSFET source and drain extensions. In order to reduce the depths of the source and drain extensions, the energy and dose of the implant are reduced considerably. However, even with a very low energy implant, the extension depths cannot be made very shallow because the ion implantation process will spread the dopant profile. See, for example, U.S. Pat. No. 5,903,027, MOSFET with Solid Phase Diffusion Source, issued May 11, 1999, by Toshitomi, et al., and “Sub-50 NM Gate Length N-MOSFETS with 10 NM. “Phosphorous Source and Drain Junctions,” by Ono, et al., IEDM93 which are hereby incorporated by reference in their entireties. In addition, substantial alignment (substantial coplanarity) of certain vertical surfaces of the gate with certain proximate vertical surfaces of the source and drain extensions helps reduce not only short channel effect but also stray capacitance problems. Various substantially self-aligned MOSFETs and fabrication methods are known.

However, the present inventors believe that known methods for creating substantially (ie, within 10% tolerance) self-aligned MOS type semiconductor devices have not proven to be entirely satisfactory.

SUMMARY OF THE INVENTION

The present invention includes methods and structures for forming at least a substantially self-aligned MOSFET. According to the present invention, a method of fabricating a semiconductor device includes providing a substrate; providing first materials (such as a first polysilicon) having horizontal surfaces and also having opposed vertical surfaces forming a trench; providing a second material (such as a second polysilicon) in the trench and over the vertical and horizontal surfaces, the second material having a substantially (eg, ±10%) uniform thickness so as to form a notch over the trench; providing a masking material (such as an oxide or a nitride) into the notch, and then removing the second material using the masking material as a mask in a direction toward the first material, so that a vertical surface of one of the first materials is at least substantially aligned with a vertical surface of the second material.

The inventive process results in at least a substantially self-aligned gate and uses, eg, known CMP (chemical mechanical polishing/planarization) method that is easy to implement.

Also, CMP to planarize the polysilicon extensions is also easy to implement.

It is an object of the present invention to provide a novel method for fabricating an at least substantially self-aligned semiconductor device.

It is an additional object of the present invention to provide a novel structure useful for fabricating an at least substantially self-aligned semiconductor device such as a MOSFET.

Further and still other objects of the present invention will become more readily apparent when the following detailed description is taken in conjunction with the following drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-14 show top and side block schematic views of various steps according to the present invention.

FIG. 15 is a side block schematic view, of a MOSFET mode according to an embodiment of the present invention, which includes an SOI substrate.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Below is described a preferred embodiment of the present invention keyed to the drawing FIGS. 1-15.

FIG. 1. A pad oxide (2) is grown and a pad nitride (3) is provided (eg, deposited) on a wafer such as silicon wafer 1. The, eg, 5 nm thick pad oxide 2 is grown using oxidation at around 1000° C., and the pad nitride is deposited using a LPCVD process for a 50 nm thickness.

FIG. 2. Photolithography is used to etch the layers 2, 3 away everywhere else except in a designated gate area (see FIG. 8b).

FIG. 3. The silicon wafer 1 is etched away using the nitride 3 as a mask The depth of the silicon etch is around (±10%) 40 nm.

FIG. 4. A silicon nitride sidewall layer (4) is provided by depositing a LPCVD nitride layer and etching it back by using a known reactive ion etching process. This layer 4 is thin enough (eg, 10 nm) so that the layer will not cause any stress on the sidewall. On the other hand, it is thick enough to withstand growing an oxide of around 30 nm.

FIG. 5. A known thermal oxidation process is used to grow an oxide layer 5 of around 30 nm thickness. The sidewall 4 is then stripped away using a hot phosphoric acid.

FIG. 6. A layer of polysilicon is deposited and planarized 6 to form source and drain extensions.

FIG. 7. A layer of oxide 7 is grown to protect the extensions 6. The oxide 7 is around 20 nm thick.

FIG. 8a. A well-known shallow trench isolation (STI) technique is performed by etching a trench and filling it using an oxide 8. See FIG. 8a. Chemical mechanical planarization can be performed stopping at the nitride 3 on the gate. The nitride layer 3 is then etched away using a wet etch such as hot phosphoric acid. FIG. 8b shows a top view of an active area 7, 2 and the STI region 8. A little nob (with a width X) on the active area is drawn around the area where the gate will be formed. The nob X is used for making electrical contact to the gate without shorting the gate to the diffusion 7.

FIG. 9. A gate oxide layer 9 is grown or deposited having a substantially uniform thickness. Then a polysilicon layer 10 having a substantially uniform different thickness T of around 150 nm is grown or deposited. Due to the non-planarity between the gate region and the extension regions, there will be a notch formed in the top of the polysilicon layer 10 overlying the same regions.

FIG. 10. A layer of oxide or nitride is then deposited onto the polysilicon 10 and planarized. Because of the notch in the polysilicon 10, residual oxide or nitride 11 will remain and can act as a mask.

FIG. 11. Using the residual oxide or nitride 11 as the mask, the polysilicon 10 is etched away. At the conclusion of this step, the vertical surfaces 10A of the gate region are substantially (within 10% tolerance) aligned with the vertical surfaces 6A of the extension regions.

FIG. 12. The protecting oxide layer 7 is etched away using a wet etch and the vertical gate oxide layer 9 is removed using hydrofloric acid, followed by a typical sidewall reoxidation to form a vertical layer 15. See FIG. 14.

FIG. 13. For a NFET device, a heavy dose of phosphorus around 1E16 is implanted into the extensions 6 and the polysilicon gate 10. This is followed by a zero degree (vertical) implant of Boron below the barrier oxide to form a vertical halo 12. An angled Boron implant can also be used to implant a horizontal halo 13. For a PFET device, opposite dopant type is used.

FIG. 14. Side wall spacer 14 can be formed by depositing nitride and etching it back. This is followed by providing a silicide 16 completing the device.

FIG. 15. Similar devices can be formed on a SOI substrate by starting with a SOI substrate that has a buried oxide layer 17. In this case, it is advantageous to form deep source and drain 18 by etching the poly/oxide/silicon away and replacing it with polysilicon for the source and drain.

While there has been shown and described what is at present considered a preferred embodiment of the present invention, it will be readily understood by those skilled in the art that various modifications and additions may be made without departing from the spirit and scope of the invention. For example, various features disclosed in the following commonly-owned applications may be used in conjunction with the present invention: FIS9-1999-0180, SHALLOW SOURCE DRAIN EXTENSION FOR CMOS FETS, Effendi Leobandung and Ghavam Shahidi, Ser. No. 09/469,921, Filing Date Dec. 22, 1999; and FIS9-1999-0315, MOSFETS HAVING SELF-ALIGNED POLY SILICON EXTENSION AND SOURCE/DRAIN WITH BARRIER, Effendi Leobandung and Herbert L. Ho, Ser. No. 09/561,245, Filing Date Apr. 28, 2000, which are both hereby incorporated in their entireties by reference.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4636822Aug 27, 1984Jan 13, 1987International Business Machines CorporationGaAs short channel lightly doped drain MESFET structure and fabrication
US4835584 *Mar 16, 1987May 30, 1989American Telephone And Telegraph Company, At&T Bell LaboratoriesTrench transistor
US4855246Sep 21, 1988Aug 8, 1989International Business Machines CorporationFabrication of a gaas short channel lightly doped drain mesfet
US5132755Aug 1, 1991Jul 21, 1992Oki Electric Industry Co. Ltd.Field effect transistor
US5162884Mar 27, 1991Nov 10, 1992Sgs-Thomson Microelectronics, Inc.Insulated gate field-effect transistor with gate-drain overlap and method of making the same
US5504033 *Nov 15, 1994Apr 2, 1996Harris CorporationMethod for forming recessed oxide isolation containing deep and shallow trenches
US5536959Sep 9, 1994Jul 16, 1996McncSelf-aligned charge screen (SACS) field effect transistors and methods
US5610083May 20, 1996Mar 11, 1997Chartered Semiconductor Manufacturing Pte LtdMethod of making back gate contact for silicon on insulator technology
US5677208Mar 24, 1995Oct 14, 1997Nippondenso Co., Ltd.Method for making FET having reduced oxidation inductive stacking fault
US5710450Dec 23, 1994Jan 20, 1998Intel CorporationMethod of forming a transistor
US5726081 *Oct 18, 1995Mar 10, 1998United Microelectronics Corp.Method of fabricating metal contact of ultra-large-scale integration metal-oxide semiconductor field effect transistor with silicon-on-insulator structure
US5786229Dec 28, 1995Jul 28, 1998Hyundai Electronics Industries Co., Ltd.Method for providing isolation between semiconductor devices using epitaxial growth and polishing
US5827768Jul 7, 1997Oct 27, 1998National Science CouncilMethod for manufacturing an MOS transistor having a self-aligned and planarized raised source/drain structure
US5891763Oct 22, 1997Apr 6, 1999Wanlass; Frank M.Damascene pattering of SOI MOS transistors
US5903027Aug 13, 1997May 11, 1999Kabushiki Kaisha ToshibaMOSFET with solid phase diffusion source
US5908313Dec 31, 1996Jun 1, 1999Intel CorporationMethod of forming a transistor
US5915183Jun 26, 1998Jun 22, 1999International Business Machines CorporationForming structure using salicide gate conductor in the process
US5943575Sep 25, 1998Aug 24, 1999Lg Semicon Co., Ltd.Method of forming semiconductor device
US5953615Jan 27, 1999Sep 14, 1999Advance Micro DevicesMethod of producing multiple semiconductor devices
US5970353Mar 30, 1998Oct 19, 1999Advanced Micro Devices, Inc.Reduced channel length lightly doped drain transistor using a sub-amorphous large tilt angle implant to provide enhanced lateral diffusion
US5985726Nov 6, 1998Nov 16, 1999Advanced Micro Devices, Inc.Damascene process for forming ultra-shallow source/drain extensions and pocket in ULSI MOSFET
US6063658Oct 15, 1998May 16, 2000International Business Machines CorporationMethods of making a trench storage DRAM cell including a step transfer device
US6069047Sep 29, 1998May 30, 2000Wanlass; Frank M.Method of making damascene completely self aligned ultra short channel MOS transistor
US6071783Aug 13, 1998Jun 6, 2000Taiwan Semiconductor Manufacturing CompanyPseudo silicon on insulator MOSFET device
US6090672Jul 22, 1998Jul 18, 2000Wanlass; Frank M.Ultra short channel damascene MOS transistors
US6110787Sep 7, 1999Aug 29, 2000Chartered Semiconductor Manufacturing Ltd.Method for fabricating a MOS device
US6121100Dec 31, 1997Sep 19, 2000Intel CorporationMethod of fabricating a MOS transistor with a raised source/drain extension
US6165826Dec 29, 1995Dec 26, 2000Intel CorporationTransistor with low resistance tip and method of fabrication in a CMOS process
US6225173Nov 6, 1998May 1, 2001Advanced Micro Devices, Inc.Recessed channel structure for manufacturing shallow source/drain extensions
US6261923 *Jan 4, 1999Jul 17, 2001Vanguard International Semiconductor CorporationMethod to solve the dishing issue in CMP planarization by using a nitride hard mask for local inverse etchback and CMP
US6337255 *Mar 24, 2000Jan 8, 2002Infineon Technologies AgMethod for forming a trench structure in a silicon substrate
US20010041395 *Jun 5, 2001Nov 15, 2001Atul AjmeraPlanar substrate with patterned silicon-on- insulator region and self-aligned trench
US20020123212 *Nov 17, 1999Sep 5, 2002Tatsuya KunikiyoSemiconductor device manufacturing method
Non-Patent Citations
Reference
1FIS9-1999-0180, Shallow Source Drain Extension For CMOS FETs, Effendi Leobandung and Ghavan Shahidi, Ser. No. 09/469,921, Filing Date Dec. 22, 1999; FIS9-1999-0315, MOSFETs Having Self-Aligned Poly Silicon Extension and Source/Drain with Barrier, Effendi Leobandung and Herbert L. Ho, Ser. No. 09/561,245, Filing Date Apr. 28, 2000.
2IBM Technical Disclsore Bulletin, Process for FET with Short Channel Defined by Shallow Extensions of Drain and Source Diffusions, Jun. 1982, pp 365-366.
3 *Stanley Wolf Ph.D. and Richard N. Tauber Ph.D. in Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, 1986, pp. 175-177, 531-2.*
4 *Stanley Wolf Ph.D. in Silicon Processing for the VLSI Era, vol. 2: Process Integration, Lattice Press, 1990, pp. 66-67.*
5Toshitomi et al., "Sub-50 nm Gate Length N-MOSFETS with 10 nm Phosphorus Source and Drain Junctions", IEDM93, p 6.2.1-6.2.4.
6Wolf et al., "Therma Oxidation of Single Crystal Silicon", Silicon Processing for VLSI ESI, vol. 1, p 198-241, Lattice Press 1996.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6800530Jan 14, 2003Oct 5, 2004International Business Machines CorporationTriple layer hard mask for gate patterning to fabricate scaled CMOS transistors
US6936507Nov 30, 2004Aug 30, 2005Micron Technology, Inc.Method of forming field effect transistors
US6987291Sep 5, 2002Jan 17, 2006Micron Technology, Inc.Integrated transistor circuitry
US7071043 *Aug 15, 2002Jul 4, 2006Micron Technology, Inc.Methods of forming a field effect transistor having source/drain material over insulative material
US7112482Jul 28, 2004Sep 26, 2006Micron Technology, Inc.Method of forming a field effect transistor
US7118950Nov 30, 2004Oct 10, 2006Micron Technology, Inc.Method of forming a field effect transistor
US7235470 *Mar 23, 2004Jun 26, 2007Fujitsu LimitedSemiconductor device and manufacturing method thereof
US7465616Nov 30, 2004Dec 16, 2008Micron Technology, Inc.Method of forming a field effect transistor
US7470576Nov 30, 2004Dec 30, 2008Micron Technology, Inc.Methods of forming field effect transistor gate lines
US7550351Oct 5, 2006Jun 23, 2009International Business Machines CorporationStructure and method for creation of a transistor
US8440515Aug 13, 2008May 14, 2013Micron Technology, Inc.Method of forming a field effect transistor
US8802520Apr 11, 2013Aug 12, 2014Micron Technology, Inc.Method of forming a field effect transistor having source/drain material over insulative material
Classifications
U.S. Classification438/183, 257/E21.345, 438/300, 257/E29.135, 257/E29.137, 257/E29.147, 257/E21.431, 257/E21.438, 438/299, 257/E29.021, 257/E29.266, 438/692, 257/E21.205, 257/E29.063, 257/E29.278, 257/E29.281, 257/E21.444
International ClassificationH01L29/10, H01L29/45, H01L29/78, H01L29/423, H01L21/265, H01L21/28, H01L29/06, H01L29/786, H01L21/336
Cooperative ClassificationH01L21/26586, H01L29/66636, H01L29/665, H01L21/28114, H01L29/6656, H01L29/7833, H01L29/1083, H01L29/78612, H01L29/458, H01L29/0653, H01L29/42376, H01L29/42384, H01L29/78696, H01L29/66545, H01L29/78621
European ClassificationH01L29/66M6T6F8, H01L29/66M6T6F10, H01L29/66M6T6F11E, H01L29/45S2, H01L29/786S, H01L29/10F2B2, H01L29/423D2B7B, H01L29/786B4B, H01L29/423D2B8, H01L29/06B3C2, H01L29/78F, H01L21/28E2B20, H01L29/786B3
Legal Events
DateCodeEventDescription
Jul 12, 2011ASAssignment
Owner name: GOOGLE INC., CALIFORNIA
Effective date: 20110503
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:026664/0866
May 18, 2011FPAYFee payment
Year of fee payment: 8
Jan 10, 2007FPAYFee payment
Year of fee payment: 4
Oct 25, 2001ASAssignment
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEOBANDUNG, EFFENDI;REEL/FRAME:012441/0576
Effective date: 20011024
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION NEW OR
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEOBANDUNG, EFFENDI /AR;REEL/FRAME:012441/0576