|Publication number||US6674115 B2|
|Application number||US 10/309,633|
|Publication date||Jan 6, 2004|
|Filing date||Dec 4, 2002|
|Priority date||Aug 31, 2001|
|Also published as||CN1568551A, CN100470869C, DE10297115B4, DE10297115T5, US6507061, US6998289, US20030071289, US20030080427, WO2003021692A2, WO2003021692A3|
|Publication number||10309633, 309633, US 6674115 B2, US 6674115B2, US-B2-6674115, US6674115 B2, US6674115B2|
|Inventors||Stephen J. Hudgens, Tyler A. Lowrey, Patrick J. Klersy|
|Original Assignee||Intel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (10), Referenced by (64), Classifications (16), Legal Events (3) |
|External Links: USPTO, USPTO Assignment, Espacenet|
Multiple layer phrase-change memory
US 6674115 B2
A phase-change memory may be formed with at least two phase-change material layers separated by a barrier layer. The use of more than one phase-change layer enables a reduction in the programming volume while still providing adequate thermal insulation.
What is claimed is:
1. A system comprising:
a digital signal processor; and
a memory coupled to said digital signal processor, said memory including a first layer of a phase-change material, a second layer of a phase-change material, and a non-phase-change material between said first and second layers, said non-phase-change material completely separating said first layer from said second layer.
2. The system of claim 1 wherein said non-phase-change material is a conductive material.
3. The system of claim 1 wherein said first and second layers are different phase-change materials.
4. The system of claim 1 wherein said first and second layers are the same phase-change material.
This is a continuation of prior U.S. application Ser. No. 09/945,331, filed Aug. 31, 2001 U.S. Pat. No. 6,507,061.
This invention relates generally to memories that use phase-change materials.
Phase-change materials may exhibit at least two different states. The states may be called the amorphous and crystalline states. Transitions between these states may be selectively initiated, for example, through temperature changes. The states may be distinguished because the amorphous state generally exhibits higher resistivity than the crystalline state. The amorphous state involves a more disordered atomic structure and the crystalline state involves a more ordered atomic structure. Generally, any phase-change material may be utilized; however, in some embodiments, thin-film chalcogenide alloy materials may be particularly suitable.
The phase-change may be induced reversibly. Therefore, the memory may change from the amorphous to the crystalline state and may revert back to the amorphous state thereafter, or vice versa. In effect, each memory cell may be thought of as a programmable resistor that reversibly changes between higher and lower resistance states in response to temperature changes. The temperature changes may be induced by resistive heating.
In some situations, the cell may have a large number of states. That is, because each state may be distinguished by its resistance, a number of resistance-determined states may be possible, allowing the storage of multiple bits of data in a single cell.
A variety of phase-change alloys are known. Generally, chalcogenide alloys contain one or more elements from column VI of the periodic table. One particularly suitable group of alloys is GeSbTe alloys.
A phase-change material may be formed within a passage or pore defined through a dielectric material. The phase-change material may be coupled to electrodes on either end of the passage. The contacts may pass current through the passage in order to program the cell through resistive heating or to read the programmed state of the cell.
Current phase-change memories rely on the poor thermal conductivity of the chalcogenide phase-change memory material itself to thermally insulate the programmable volume from heat loss to the upper electrode. Consequently, in order to achieve better thermal isolation and, therefore, more energy efficient programming of the programmable volume, the thickness of the chalcogenide layer has to be increased. An increase of the thickness of the layer, however, also increases the volume of material that is capable of undergoing a phase-change during programming. Increasing the volume of material that undergoes the phase-change can adversely affect reliability, stability, and cycle life of the memory.
Thus, there is a need for a phase-change memory with improved characteristics and performance.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an enlarged, cross-sectional view of one embodiment of the present invention;
FIG. 2 is an enlarged, cross-sectional view of an initial stage of manufacturing of the device shown in FIG. 1 in accordance with one embodiment of the present invention;
FIG. 3 is an enlarged, cross-sectional view of the embodiment shown in FIG. 2 at a later stage of manufacturing in accordance with one embodiment of the present invention;
FIG. 4 is an enlarged, cross-sectional view of the embodiment shown in FIG. 3 at still a later stage of manufacturing in accordance with one embodiment of the present invention;
FIG. 5 is an enlarged, cross-sectional view corresponding to FIG. 4 at still a later stage of manufacturing in accordance with one embodiment of the present invention; and
FIG. 6 is an enlarged, cross-sectional view of the embodiment shown in FIG. 5 at a later stage of manufacturing in accordance with one embodiment of the present invention.
Referring to FIG. 1, a phase-change memory 10 may be formed on an integrated circuit substrate 12. The phase-change memory 10 may include a lower electrode 14 that in one embodiment may be made of cobalt silicide. An upper electrode 28 sandwiches a lower, programmable phase-change layer 22 and an upper phase-change layer 26. Between the phase-change layers 22 and 26 is a chemical barrier layer 24.
The pore of the phase-change memory 10 may be defined by sidewall spacer 20. That is, the region of contact between the lower electrode 14 and the phase-change layer 22 may be of a size determined through the imposition of the cylindrical sidewall spacer 20. In one embodiment, the pore, including the phase-change layers 22 and 26, may be defined within an opening formed in a pair of insulator layers, such as the upper insulating layer 18 and the lower insulating layer 16. The upper insulating layer 18 may be silicon dioxide in one embodiment, and the lower insulating layer 16 may be silicon nitride in one embodiment.
While a structure is illustrated in which two layers of phase-change material are utilized, more layers may be utilized in other embodiments. The thickness of the first phase-change layer 22 may be in the range of 300 to 500 Angstroms. The thickness of this layer may be chosen so as to reduce the vertical dimension of the programmed volume. The phase-change layer 22 may be deposited in a cup-shaped opening formed by the sidewall spacer 20, resulting in a cup-shaped phase-change layer 22. A similar shape is therefore defined for the barrier layer 24 and the overlying phase-change layer 26. In one embodiment, the phase-change layers 22 and 26 may be formed using vapor deposition.
The barrier layer 24 provides a chemical barrier between the underlying programmable phase-change layer 22 and the overlying phase-change layer 26. The overlying phase-change layer 26 may be provided primarily for thermal isolation in some embodiments. The barrier layer 24 may have adequate electrical conductivity so that the programming current passing through the programmable phase-change layer 22 can flow laterally around any resistive region of the thermal isolation phase-change layer 26 and may contact to the conductive regions of this layer distant from the programming region.
Typical thickness of the barrier layer 24 may be in the range of 50 to 200 Angstroms. The thermally insulating phase-change material layer 26 may also be vapor deposited in situ onto the barrier layer 24. The thermally insulating phase-change material layer 26 can be made of the same composition as the programmable phase-change layer 22 or it can be chosen from a range of available chalcogenide materials with poor thermal conductivity. In one embodiment, it is advantageous that the layer 26 has a thermal conductivity of less than 1E-2 W/cm.K and good electrical conductivity, for example, greater than 40 Ω−1 cm−1. The thickness of the layer 26 can be in the range of from 100 to more than 1,000 Angstroms.
Referring to FIG. 2, a mask 30 may be defined on a stack including the substrate 12 covered by the lower electrode 14, the first insulating layer 16, the second insulating layer 18.
Turning next to FIG. 3, an opening 32 may be etched through the insulating layers 16 and 18, stopping on the lower electrode 14. In one embodiment, an etchant that is selective to the layers 16 and 18 and that is less effective against the electrode 14 may be utilized. Thereafter, the insulating material 20 may be deposited into the pore and over the layer 18, as shown in FIG. 4. A variety of insulating layers may be utilized including oxide. In one embodiment, a tetraethylorthosilicate (TEOS) oxide deposition process may be utilized. The deposited layer 20 is then subjected to an anisotropic etch to form the cylindrical sidewall spacer 20 as shown in FIG. 5.
The sidewall spacer 20 and insulating layer 18 may then be coated with the programmable phase-change layer 22. The layer 22 may then be coated with the barrier layer 24 and the insulating phase-change layer 26. Finally, the upper electrode 28 may be deposited. Because of the imposition of the sidewall spacer 20, each of the layers 22, 24, 26 and 28, to some degree, may be defined in a cup-shaped configuration. The structure shown in FIG. 6 may then be subjected to patterning and etching to result in the structure shown in FIG. 1 in some embodiments.
Through the use of multiple chalcogenide layers, the memory cell 10 benefits from the enhanced thermal isolation. At the same time, the volume of material that undergoes a phase-change during programming may be relatively limited. In other words, the insulating effect of the combined layers 22 and 26 may reduce heat loss from the memory 10, improving programming performance. At the same time, it is not necessary to program the insulating layer 26, reducing the volume of material that must undergo the phase-change during programming. This may improve reliability, stability, and cycle life of the memory 10 in some embodiments.
While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3801966||Aug 18, 1972||Apr 2, 1974||Hitachi Ltd||Optical memory device|
|US5920788||Dec 16, 1997||Jul 6, 1999||Micron Technology, Inc.||Chalcogenide memory cell with a plurality of chalcogenide electrodes|
|US5952671||May 9, 1997||Sep 14, 1999||Micron Technology, Inc.||Small electrode for a chalcogenide switching device and method for fabricating same|
|US6507061 *||Aug 31, 2001||Jan 14, 2003||Intel Corporation||Multiple layer phase-change memory|
|US6519000 *||Jun 24, 1996||Feb 11, 2003||Canon Kabushiki Kaisha||Image pickup apparatus with mode switching between a still picture mode and a moving picture mode|
|US6570784 *||Jun 29, 2001||May 27, 2003||Ovonyx, Inc.||Programming a phase-change material memory|
|US20020000577 *||Aug 24, 2001||Jan 3, 2002||Fujitsu Limited||Semiconductor memory of good retention and its manufacture|
|EP0957477A2||May 12, 1999||Nov 17, 1999||Matsushita Electric Industrial Co., Ltd.||Optical information recording medium, recording and reproducing method therefor and optical information recording and reproduction apparatus|
|EP1202285A2||Oct 23, 2001||May 2, 2002||Matsushita Electric Industrial Co., Ltd.||Memory, writing apparatus, reading apparatus, writing method, and reading method|
|WO1998019350A1||Oct 27, 1997||May 7, 1998||Energy Conversion Devices Inc||Composite memory material comprising a mixture of phase-change memory material and dielectric material|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6815818||Nov 19, 2001||Nov 9, 2004||Micron Technology, Inc.||Electrode structure for use in an integrated circuit|
|US6936840||Jan 30, 2004||Aug 30, 2005||International Business Machines Corporation||Phase-change memory cell and method of fabricating the phase-change memory cell|
|US7153721||Jan 28, 2004||Dec 26, 2006||Micron Technology, Inc.||Resistance variable memory elements based on polarized silver-selenide network growth|
|US7319057 *||Oct 30, 2001||Jan 15, 2008||Ovonyx, Inc.||Phase change material memory device|
|US7459266||Jun 13, 2005||Dec 2, 2008||International Business Machines Corporation||Phase-change memory cell and method of fabricating the phase-change memory cell|
|US7459717||Jun 14, 2006||Dec 2, 2008||Macronix International Co., Ltd.||Phase change memory cell and manufacturing method|
|US7476587||Dec 6, 2006||Jan 13, 2009||Macronix International Co., Ltd.||Method for making a self-converged memory material element for memory cell|
|US7615770||Oct 27, 2005||Nov 10, 2009||Infineon Technologies Ag||Integrated circuit having an insulated memory|
|US7635855 *||Feb 7, 2006||Dec 22, 2009||Macronix International Co., Ltd.||I-shaped phase change memory cell|
|US7639527||Jan 7, 2008||Dec 29, 2009||Macronix International Co., Ltd.||Phase change memory dynamic resistance test and manufacturing methods|
|US7646631||Dec 7, 2007||Jan 12, 2010||Macronix International Co., Ltd.||Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods|
|US7688618||Jul 18, 2006||Mar 30, 2010||Qimonda North America Corp.||Integrated circuit having memory having a step-like programming characteristic|
|US7692176 *||Jul 29, 2005||Apr 6, 2010||Samsung Electronics Co., Ltd.||Phase-changeable memory devices including an adiabatic layer|
|US7714315||May 19, 2006||May 11, 2010||Qimonda North America Corp.||Thermal isolation of phase change memory cells|
|US7719886||May 3, 2007||May 18, 2010||Qimonda North America Corp.||Multi-level resistive memory cell using different crystallization speeds|
|US7772581||Sep 11, 2006||Aug 10, 2010||Macronix International Co., Ltd.||Memory device having wide area phase change element and small electrode contact area|
|US7812333||Jun 28, 2007||Oct 12, 2010||Qimonda North America Corp.||Integrated circuit including resistivity changing material having a planarized surface|
|US7867815||Jul 16, 2008||Jan 11, 2011||Macronix International Co., Ltd.||Spacer electrode small pin phase change RAM and manufacturing method|
|US7884343||Jan 18, 2008||Feb 8, 2011||Macronix International Co., Ltd.||Phase change memory cell with filled sidewall memory element and method for fabricating the same|
|US7893418||Nov 24, 2009||Feb 22, 2011||Macronix International Co., Ltd.||Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods|
|US7910910||Nov 24, 2008||Mar 22, 2011||International Business Machines Corporation||Phase-change memory cell and method of fabricating the phase-change memory cell|
|US7956358 *||Feb 7, 2006||Jun 7, 2011||Macronix International Co., Ltd.||I-shaped phase change memory cell with thermal isolation|
|US7973384||Nov 2, 2005||Jul 5, 2011||Qimonda Ag||Phase change memory cell including multiple phase change material portions|
|US8017930 *||Dec 21, 2006||Sep 13, 2011||Qimonda Ag||Pillar phase change memory cell|
|US8036014 *||Nov 6, 2008||Oct 11, 2011||Macronix International Co., Ltd.||Phase change memory program method without over-reset|
|US8084799||Jul 18, 2006||Dec 27, 2011||Qimonda Ag||Integrated circuit with memory having a step-like programming characteristic|
|US8143612||Nov 18, 2009||Mar 27, 2012||Marconix International Co., Ltd.||Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing|
|US8263960||Dec 27, 2010||Sep 11, 2012||Macronix International Co., Ltd.||Phase change memory cell with filled sidewall memory element and method for fabricating the same|
|US8293600||Dec 6, 2011||Oct 23, 2012||Macronix International Co., Ltd.||Thermally stabilized electrode structure|
|US8373148 *||Apr 26, 2007||Feb 12, 2013||Spansion Llc||Memory device with improved performance|
|US8513051||Feb 19, 2010||Aug 20, 2013||Samsung Electronics Co., Ltd.||Methods of forming phase-changeable memory devices including an adiabatic layer|
|US8536560 *||Mar 31, 2010||Sep 17, 2013||Samsung Electronics Co., Ltd.||Semiconductor memory device with three dimensional solid electrolyte structure, and manufacturing method thereof|
|US8624215||Dec 20, 2006||Jan 7, 2014||University Of Southampton||Phase change memory devices and methods comprising gallium, lanthanide and chalcogenide compounds|
|US8853713 *||May 7, 2012||Oct 7, 2014||Micron Technology, Inc.||Resistive memory having confined filament formation|
|US9029823||Dec 3, 2013||May 12, 2015||University Of South Hampton||Phase change memory devices and methods comprising gallium, lanthanide and chalcogenide compounds|
|US20040124406 *||Dec 17, 2003||Jul 1, 2004||Campbell Kristy A.||Method of forming non-volatile resistance variable devices, method of forming a programmable memory cell of memory circuitry, and a non-volatile resistance variable device|
|US20040130598 *||Jul 8, 2003||Jul 8, 2004||Canon Kabushiki Kaisha||Ink jet record head|
|US20040144968 *||Jan 16, 2004||Jul 29, 2004||Jiutao Li||Agglomeration elimination for metal sputter deposition of chalcogenides|
|US20040144973 *||Jan 16, 2004||Jul 29, 2004||Jiutao Li||Agglomeration elimination for metal sputter deposition of chalcogenides|
|US20040157417 *||Feb 3, 2004||Aug 12, 2004||Moore John T.||Methods to form a memory cell with metal-rich metal chalcogenide|
|US20040161874 *||Feb 13, 2004||Aug 19, 2004||Moore John T.||Method of forming a non-volatile resistance variable device, and non-volatile resistance variable device|
|US20040171208 *||Mar 3, 2004||Sep 2, 2004||Gilton Terry L.||Method of manufacture of programmable conductor memory|
|US20040175859 *||Mar 16, 2004||Sep 9, 2004||Campbell Kristy A.||Single polarity programming of a PCRAM structure|
|US20040180533 *||Mar 14, 2003||Sep 16, 2004||Li Li||Method for filling via with metal|
|US20040185625 *||Feb 27, 2004||Sep 23, 2004||Moore John T.||Graded GexSe100-x concentration in PCRAM|
|US20040192006 *||Apr 7, 2004||Sep 30, 2004||Campbell Kristy A.||Layered resistance variable memory device and method of fabrication|
|US20040202016 *||Apr 10, 2003||Oct 14, 2004||Campbell Kristy A.||Differential negative resistance memory|
|US20040211957 *||May 20, 2004||Oct 28, 2004||Moore John T.||Method and apparatus for controlling metal doping of a chalcogenide memory element|
|US20040223357 *||Jun 10, 2004||Nov 11, 2004||Gilton Terry L.||Multiple data state memory cell|
|US20040223390 *||Jun 14, 2004||Nov 11, 2004||Campbell Kristy A.||Resistance variable memory element having chalcogenide glass for improved switching characteristics|
|US20040229423 *||Jun 23, 2004||Nov 18, 2004||Moore John T.||Electrode structure for use in an integrated circuit|
|US20040232551 *||Jun 24, 2004||Nov 25, 2004||Moore John T.||Electrode structure for use in an integrated circuit|
|US20040235235 *||Jun 29, 2004||Nov 25, 2004||Jiutao Li||Co-sputter deposition of metal-doped chalcogenides|
|US20040238918 *||Jul 9, 2004||Dec 2, 2004||Moore John T.||Method of manufacture of a PCRAM memory cell|
|US20040238958 *||Jun 23, 2004||Dec 2, 2004||Moore John T.||Electrode structure for use in an integrated circuit|
|US20040264234 *||Jun 25, 2003||Dec 30, 2004||Moore John T.||PCRAM cell operation method to control on/off resistance variation|
|US20050017233 *||Jul 21, 2003||Jan 27, 2005||Campbell Kristy A.||Performance PCRAM cell|
|US20050018493 *||Aug 16, 2004||Jan 27, 2005||Casper Stephen L.||Programmable conductor random access memory and method for sensing same|
|US20050018509 *||Jun 14, 2004||Jan 27, 2005||Glen Hush||Complementary bit resistance memory sensor and method of operation|
|US20050019699 *||Aug 18, 2004||Jan 27, 2005||Moore John T.||Non-volatile resistance variable device|
|US20050026433 *||Jun 22, 2004||Feb 3, 2005||Jiutao Li||Integrated circuit device and fabrication using metal-doped chalcogenide materials|
|US20080265240 *||Apr 26, 2007||Oct 30, 2008||Spansion Llc, Advanced Micro Devices, Inc.||Memory device with improved performance|
|US20100190291 *||Mar 31, 2010||Jul 29, 2010||Lee Jung-Hyun||Semiconductor memory device with three dimensional solid electrolyte structure, and manufacturing method thereof|
|US20130292626 *||May 7, 2012||Nov 7, 2013||Micron Technology, Inc.||Resistive memory having confined filament formation|
| || |
|U.S. Classification||257/310, 257/303, 257/306, 257/296, 257/295, 257/E29.33, 257/E45.002|
|International Classification||H01L45/00, H01L29/861|
|Cooperative Classification||H01L45/144, H01L45/128, H01L45/1233, H01L45/06, H01L29/8615|
|European Classification||H01L45/04, H01L29/861E|
|Jun 29, 2007||FPAY||Fee payment|
Year of fee payment: 4
|Jun 22, 2011||FPAY||Fee payment|
Year of fee payment: 8
|Jun 24, 2015||FPAY||Fee payment|
Year of fee payment: 12