|Publication number||US6700359 B2|
|Application number||US 09/952,865|
|Publication date||Mar 2, 2004|
|Filing date||Sep 12, 2001|
|Priority date||Sep 12, 2001|
|Also published as||US20030048003|
|Publication number||09952865, 952865, US 6700359 B2, US 6700359B2, US-B2-6700359, US6700359 B2, US6700359B2|
|Inventors||David G. Daniels, Tom Fowler|
|Original Assignee||Texas Instruments Incorporated|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (20), Classifications (13), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to control of voltage regulators.
The function of a voltage regulator is to provide a constant output voltage level even if the input voltage is poorly specified and fluctuating. Typically, the output of the voltage regulator is used as a supply voltage for other circuits in the system. As a consequence, the fluctuations and random variations in the supply voltage under changing load conditions are essentially eliminated.
Since the regulation and control of supply voltage is one of the most fundamental and critical requirements of the electronic system design, the monolithic voltage regulator or power control circuits have become some of the essential building blocks of any analog or digital system.
Today, there are two very distinctly different types of IC voltage regulators which have gained wide acceptance and popularity. These are series regulators and switching regulators. The series regulators control the output voltage by controlling the voltage drop across a power transistor which is connected in series with the load. The power transistor operates in its linear region and conducts current continuously. The switching regulator, on the other hand, controls the flow of power to a load by turning on and off one or more of the power switches connected in parallel or series with a load and make use primarily of inductive energy elements to convert the switch current pulses into a continuous and regulated load current.
In digital signal processor (DSP) systems, dual voltage power supply architectures are becoming more common place. Typically, to save power and to increase processing speeds, processing cores have smaller geometry cells and require lower supply voltages than system bus voltages. Consequently, power management in these types of systems is important.
In dual or multiple voltage architectures, coordinated management of power supplies is important to avoid potential problems and insure reliable performance. Timing and voltage differences must be considered between core and I/O voltage supplies during power up and power down operations. Sequencing the power supply refers to the order, timing and differential in which the two rail voltages are powered up and down. Ignoring proper sequencing may result in two types of failures. The first type of failure represents a threat to the long-term reliability of the dual voltage device. However, the second failure results in a more immediate threat with a possibility of damaging interface circuits in the processor or system devices such as memory, logic, or data converter ICs.
The long-term reliability of a dual voltage device maybe compromised from stress placed on internal circuits that connect portions of a chip powered by separate power rails. This type of stress is considered low level and occurs when one rail is active while the other rail is inactive. Typically, no permanent damage or reliability problems occur unless the condition persists over extended periods of time. However, cumulative exposure to uncontrolled power up and power down cycles can compromise the reliability of dual voltage devices in systems that are cycled on and off many times a day.
However, the reliability problem with interface circuitry can be immediate and catastrophic. Latch-up may occur when a processors, I/O interface and the I/O interface of a supporting peripheral such as memory, FPGA, or data converter are typically not powered from the same supply. Latch-up occurs when the current is forced through the substrate of a CMOS device and triggers a self-sustained conduction path in back to parasitic bipolar transistors. These parasitic transistors are unavoidable in most CMOS applications and form a structure similar to a SCR, connected between the power supply and ground. Once triggered, current continues to flow until the current is interrupted. The trigger current may occur if power is applied unevenly to the interfaces on the shared I/O bus. Yet another potential problem with improper supply sequencing is bus contention. Bus contention can occur when the processor and another device both attempt to control a bi-direction bus during power up.
To avoid these problems with the processor and system ICs, there are three general techniques for power up sequencing two or more power rails namely, sequential, ratiometric, or simultaneous. Sequential power up, as the name implies, powers up the two rails one after another. Typically, the second rail begins to ramp up once the first rail reaches regulation. Alternatively, the second rail may begin to ramp up after a set delay from the start of the first rail.
With the second or ratiometric method, the two rails begin to power up and reach regulation at the same time. This requires a higher slew rate for the rail with the higher final voltage, and results in the maximum voltage differential occurring when regulation is reached. However, some processors may not tolerate the instantaneous voltage differences that occur before regulation is reached, or the processor may draw high current from one supply during this period.
The third approach namely simultaneous eliminates instantaneous voltage differences and minimizes the magnitude and duration of stress. In this method, the voltage rails rise together and at the same rate with the higher or I/O voltage rail continuing after the lower or core voltage rail has reached its final value. One problem with simultaneous startup is the high current that results from the initialized logic within the DSP.
Thus, it is desirable to have a circuit to control two or more regulators to achieve simultaneous sequencing and satisfy the power requirements dual power logic devices.
The present invention controls two or more regulators by providing the feedback output of one regulator to control the output of the remaining regulators. Thus, an adaptive sample gain feedback scheme is achieved. The first regulator and second regulator start to increase the output voltage until the first regulator has reached a predetermined voltage. The second regulator's voltage does not continue to rise at the same rate. After the first regulator reaches the predetermined voltage, the second regulator is allowed to continue at a rate of rise that is determined by an R-C network.
FIG. 1 illustrates a circuit diagram of the present invention;
FIG. 2 illustrates a second circuit diagram of the present invention;
FIG. 3 illustrates a third circuit diagram of the present invention;
FIG. 4 illustrates a fourth circuit diagram of the present invention;
FIG. 5 illustrates a waveform diagram of the output of the circuits of the present invention;
FIG. 6 illustrates a PMOS embodiment of the present invention; and
FIG. 7 illustrates another PMOS embodiment of the present invention.
The present invention is an apparatus and method for controlling regulators. The regulator may be a DC to DC regulator. However, the regulator may be any switching regulator, for example single ended inductor circuit, diode-capacitor circuit, or transform-coupled circuit. Series regulators may also be employed for a regulator.
FIG. 1 illustrates a first regulator 100 to generate a first supply voltage and second regulator 102 to generate a second supply voltage. Additional regulators of the same or different types may be employed. The first regulator 100 includes a power good function illustrated as an output port of first regulator 100. This is an open drain output that is asserted low when the voltage output on the feedback input is less than 90% of the internal reference voltage. The power good output transitions to high impedance when the output voltage is greater than 93% of the internal reference voltage. The voltage output is fed back to the regulator by using the feedback input. The feedback input to first regulator 100 inputs the output voltage of the first regulator 100 or a portion of the output voltage as an indication that the output voltage is approaching the internal reference voltage. The internal reference voltage is a voltage to indicate the desired output voltage of the first regulator 100. When the output voltage of the first regulator 100 reaches the internal reference voltage, the first regulator 100 stops increasing the output voltage and maintains the output voltage. Typically, the output voltage of the second regulator 102 has not reached the desired level. A higher output voltage is usually desired for the second regulator 102.
It is further desirable to change the rate of increase (the slope) of the voltage output of the second regulator 102. The first regulator 100 has an output connected to resistor 104. The other end of resistor 104 is connected to resistor 106; the other end of resistor 104 is additionally connected to the feedback (FB) input of regulator 100. The other end of resistor 106 is connected to ground. The resistors 104 and 106 form a voltage dividing circuit to divide the output voltage of the first regulator 100 so that the feedback input of first regulator 100 receives a reduced voltage based on the ratio of the resistance of resistor 104 and 106. The input of the first regulator 100 and the second regulator 102 is connected to receive voltage VIN. Additionally, the resistor 118 is connected to the input of first regulator 100 to receive the voltage VIN.
The second regulator 102 has an output of second regulator 102 being connected to resistor 108; the other end of resistor 108 is connected to resistor 110, and the other end of resistor 110 is connected to ground. A feedback circuit 101 to control regulator 102 includes resistor 110, resistor 112, capacitor 116, switch 114, and resistor 108. The connection between resistor 108 and resistor 110 is connected to the feedback input of the second regulator 102. Resistor 108 and resistor 110 operate in a similar fashion with respect to the second regulator 102 as resistor 104 and resistor 106 operate with respect to the first regulator 100. Namely, resistor 108 and resistor 110 form a second voltage dividing circuit to produce a second reduced voltage with respect to the output voltage of the second regulator 102. The second reduced voltage is input to the feedback input. The other end of resistor 118 is connected to capacitor 116 and the gate of NFET 114 or switch 114. Switch 114 maybe a bipolar device. The drain of of NFET 114 is connected to resistor 112, and the other end of resistor 112 is connected to the connection point between resistor 108 and resistor 110. The drain is connected to the body of NFET 114 and additionally connected to the other end of resistor 110. The resistor 112 when connected to the resistor 104 through NFET 114 or switch 114 changes the resistance ratio of the voltage divider circuit.
When resistor 110 and resistor 112 are switched in parallel, the net result is a lower resistance than the resistance of resistor 110. This lower resistance causes the second regulator 102 to increase the output voltage. A capacitor 116 is connected between one end of resistor 112 and the other end of resistor 118. This capacitor 116 in combination with resistor 118 forms a voltage source with a RC time constant which slows down the rate of increase of the output of the second regulator 102. The capacitor 116 keeps the voltage at the connection point of resistor 108 and resistor 110 from increasing too fast until the capacitor has charged up. In operation, VIN is applied simultaneously to the first regulator 100 and the second regulator 102. The output of the first regulator 100 and the second regulator 102 essentially track each other for time period as shown by curve b in FIG. 5. The reduced voltage input to feedback input of the first regulator 100 is compared with an internal reference voltage, and when it is determined that the output voltage has reached its desired or predetermined value, at which time, the power good output is transitioned to a high impedance from a lower impedance and consequently, a voltage is applied to capacitor 116 and to the gate of NFET 114. The NFET 114 switches to conduct from drain to source, and resistor 112 is placed in parallel with resistor 110 changing the effective resistance of the voltage dividing circuit. This increases the voltage at the second regulator 102. The output voltage of regulator 102 rises slowly in accordance with the RC time constant of resistor 118 and capacitor 114. The capacitor 116 charges up in accordance to the time constant RC where C is the capacitance of capacitor 116 and R is the resistance of resistor 118. The output voltage of the second regulator 102 increases along curve C shown in FIG. 5 while the voltage output of first regulator 100 remains substantially the same. As a result of the capacitor 116 and the associated time constant RC, the second regulator 102 avoids the excessive current draw of the prior art devices. As a result of turning switch 114 on, resistor 110 is now in parallel with resistor 112 changing the sampling gain to a different value. The voltage output from the second regulator 102 continues to rise. The capacitor 116 precharges and puts a voltage on the node between resistor 108 and resistor 110, and this causes the second regulator 102 to momentarily regulate at a lower value as a result of the precharging.
In FIG. 2, similar elements have been similarly numbered. The switch 222, resistor 224, and capacitor 220 of FIG. 2 have been arranged differently. The switch 220 is connected at its drain to the connection between resistor 208 and resistor 210. The source of switch 222 is connected to resistor 224 and the other side of resistor 224 is connected to ground. The capacitor 220 is connected to the drain of switch 222 to ground. This configuration prevents any glitches in the voltage input to the feedback input, which may occur with circuits in FIGS. 1 and 3.
In FIG. 3, resistor 104 has been removed as well as resistor 106 (as shown in FIG. 1). The output voltage of the first regulator 300 is directly connected to the feedback input. Additionally, the resistor 110 (as shown in FIG. 1) has been removed. Resistor 312 is switched in and out of the feedback loop.
FIG. 4 has the same resistors removed as in FIG. 3 however, the switch 422, resistor 424, and capacitor 420 have the same configuration as shown in FIG. 2.
FIGS. 5 and 6 illustrate the switching and capacitor configuration as shown in FIGS. 1-4 but using a PFET device instead of NFET.
The present invention can be used to power a DSP, FPGA or microprocessor.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4581690 *||Mar 15, 1984||Apr 8, 1986||Zenith Corporation||Switched-mode power supply with output post-regulator|
|US5661643 *||Feb 20, 1996||Aug 26, 1997||Eaton Corporation||Universal power module|
|US6157550 *||Feb 29, 2000||Dec 5, 2000||Toko, Inc.||Switching power supply circuit|
|US6316970 *||Nov 8, 2000||Nov 13, 2001||That Corporation||Floating, balanced output circuit|
|US6342737 *||Mar 12, 1999||Jan 29, 2002||Lester R. Brodeur||Binary demand feedback DC/DC converter|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6917123 *||Sep 25, 2002||Jul 12, 2005||Dell Products L.P.||Synchronized power-up for multiple voltage system|
|US7345464 *||Sep 16, 2004||Mar 18, 2008||Semiconductor Components Industries, L.L.C.||PWM power supply controller having multiple PWM signal assertions and method therefor|
|US8419799||Oct 23, 2007||Apr 16, 2013||Depuy Products, Inc.||Assembly tool for modular implants and associated method|
|US8518050||Oct 31, 2007||Aug 27, 2013||DePuy Synthes Products, LLC||Modular taper assembly device|
|US8685036||Aug 26, 2009||Apr 1, 2014||Michael C. Jones||Assembly tool for modular implants and associated method|
|US8998919||Sep 29, 2006||Apr 7, 2015||DePuy Synthes Products, LLC||Assembly tool for modular implants, kit and associated method|
|US9095452||Sep 1, 2010||Aug 4, 2015||DePuy Synthes Products, Inc.||Disassembly tool|
|US9101495||Oct 18, 2012||Aug 11, 2015||DePuy Synthes Products, Inc.||Spiral assembly tool|
|US9119601||Aug 5, 2013||Sep 1, 2015||DePuy Synthes Products, Inc.||Modular taper assembly device|
|US9381097||Jan 29, 2015||Jul 5, 2016||DePuy Synthes Products, Inc.||Assembly tool for modular implants, kit and associated method|
|US9504578||Mar 31, 2014||Nov 29, 2016||Depuy Synthes Products, Inc||Revision hip prosthesis having an implantable distal stem component|
|US9597188||Apr 5, 2012||Mar 21, 2017||DePuy Synthes Products, Inc.||Version-replicating instrument and orthopaedic surgical procedure for using the same to implant a revision hip prosthesis|
|US9717545||Sep 13, 2013||Aug 1, 2017||DePuy Synthes Products, Inc.||Taper disengagement tool|
|US9737405||Apr 5, 2012||Aug 22, 2017||DePuy Synthes Products, Inc.||Orthopaedic surgical procedure for implanting a revision hip prosthesis|
|US20040056532 *||Sep 25, 2002||Mar 25, 2004||Dell Products L.P.||Synchronized power-up for multiple voltage system|
|US20040267373 *||Jun 25, 2003||Dec 30, 2004||Dwyer Kimberly Ann||Assembly tool for modular implants and associated method|
|US20050033444 *||Jun 28, 2004||Feb 10, 2005||Jones Michael C.||Assembly tool for modular implants and associated method|
|US20060055387 *||Sep 16, 2004||Mar 16, 2006||Semiconductor Components Industries, Llc||PWM power supply controller and method therefor|
|US20070152505 *||Mar 14, 2007||Jul 5, 2007||Rohm Co., Ltd.||Multiple-output power device, and mobile device using the same|
|US20080091212 *||Oct 23, 2007||Apr 17, 2008||Depuy Products, Inc.||Assembly tool for modular implants and associated method|
|International Classification||H02J1/00, H02J1/08, H02M1/00, H02M1/36|
|Cooperative Classification||H02J1/00, H02J2001/008, H02M1/36, Y10T307/492, H02J1/08|
|European Classification||H02J1/08, H02M1/36, H02J1/00|
|Aug 20, 2007||FPAY||Fee payment|
Year of fee payment: 4
|Aug 24, 2011||FPAY||Fee payment|
Year of fee payment: 8
|Aug 25, 2015||FPAY||Fee payment|
Year of fee payment: 12