Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6713878 B2
Publication typeGrant
Application numberUS 10/154,815
Publication dateMar 30, 2004
Filing dateMay 28, 2002
Priority dateMay 30, 2001
Fee statusPaid
Also published asEP1263043A1, US20020189834
Publication number10154815, 154815, US 6713878 B2, US 6713878B2, US-B2-6713878, US6713878 B2, US6713878B2
InventorsPaul August Jozef Karel Louis Goetschalckx
Original AssigneeStmicroelectronics
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Electronic element with a shielding
US 6713878 B2
Abstract
An electronic element having a carrier with an electrically conductive plane. A flipped chip die is mounted on the carrier, the flipped chip die having a backside opposite to a front side directed towards the carrier. The electronic element also has an electromagnetic interference shield with an electrically conductive means that electrically connects an electrically conductive layer of the backside of the flipped chip die to the conductive plane of the carrier.
Images(2)
Previous page
Next page
Claims(10)
What is claimed is:
1. An electronic element comprising:
a carrier having at least an electrically conductive mass plane;
a flipped chip die mounted on the carrier, the said flipped chip die having a backside opposite to a front side directed towards the carrier; and
an electromagnetic interference shield electrically connected to the conductive mass plane of the carrier,
the electromagnetic interference shield comprising:
an electrically conductive connection means, and
an electrically conductive layer on the backside of the flipped chip die, wherein the electrically conductive connection means comprises a conductive connection through the flipped chip die, thereby connecting the electrically conductive layer to bond pads on the electrically conductive plane.
2. The electronic element according to claim 1, wherein the electrically conductive connection means electrically connects the conductive layer to the conductive mass plane of the carrier, so as to make a whole faraday cage around the flipped chip die.
3. The electronic element according to claim 2, wherein the electrically conductive connection means further comprises conductive glue.
4. Apparatus comprising an electronic circuit comprising at least an electronic element according to claim 3, and further to at least an antenna for emitting or receiving a radio frequency signal.
5. The electronic element according to claim 3, wherein the conductive glue covers the conductive layer.
6. The electronic element according to claim 2, wherein the conductive connection means further comprises conductive tape.
7. The electronic element according to claim 6, wherein the conductive tape covers the conductive layer.
8. The electronic element according to claim 1, wherein the connection means and the conductive layer are of the same material.
9. The electronic element according to claim 1, wherein the conductive layer covers completely the backside of the flipped chip die.
10. The electronic element according to claim 1, further comprising an insulating material that covers the electromagnetic interference shield.
Description

The invention relates to an electronic element comprising:

a carrier having an electrically conductive mass plane;

a flipped chip die mounted on said carrier, said flipped chip die having a backside opposite to a front side directed towards the carrier; and

an electromagnetic interference shield electrically connected to the mass plane of the carrier.

SUMMARY OF THE INVENTION

Electromagnetic interference (EMI) problems are well known. EMI is a particular problem in cellular phones in which an antenna emits radio frequencies (RF) which could affect the other circuitry operating in the phone.

For solving this problem, it has been proposed to use EMI shielding.

U.S. Pat. No. 6,092,281, the content of which is incorporated in the present specification by reference, teaches such an EMI shielding.

In the shielding of U.S. Pat. No. 6,092,281, the carrier is provided with electrically conductive dams forming a chamber or pocket, the bottom of which is a portion of the carrier. In said chamber, the flipped chip is placed. The chamber or pocket is closed with an electrically conductive cover distant from the flipped chip. The free space between the flip chip and the dams and cover is filled with an electrically insulating encapsulating material.

The production of such shielding is expensive, as it requires separate shielding cover, formation of dams, soldering operation, filling operation with insulating encapsulating material, etc.

The invention seeks to provide an electronic element, which provides shielding without requiring the use of dams or a cover to be soldered to dams.

In accordance with the invention, this object is accomplished in an element of the type disclosed in the first paragraph of the present specification, in that the electromagnetic interference shield comprises an electrically conductive means electrically connecting an electrically conductive layer on the backside of the flipped chip die, preferably covering the whole backside of the flipped chip die, to the mass plane of the carrier.

Advantageously, the conductive means electrically connects the conductive layer on the backside of the flipped chip die to the mass plane of the carrier, so as to make a faraday cage around the die.

Preferably, the electrically conductive means electrically connecting the conductive layer on the backside of the flipped chip die to the mass plane of the carrier comprises conductive glue and/or a conductive tape.

According to another embodiment, the electrically conductive connection means, connecting the conductive layer on the backside of the flipped chip die to the mass plane of the carrier, comprises a conductive connection through the die, connecting the conductive layer to bond pads on the front side of the die that is connected to the carrier.

The invention further relates to an apparatus comprising an electronic circuit comprising at least an element of the invention.

Preferably, it comprises at least an antenna for emitting a radio frequency. The apparatus of the invention is for example an apparatus for GSM and DECT applications.

BRIEF DESCRIPTION OF THE DRAWINGS

Details and characteristics of the invention will appear from the following description in which reference is made to the attached drawings, wherein:

FIG. 1 is a partial perspective view of an electronic element of the invention, partially cut away and with a covering mold component in interrupted line;

FIGS. 2a and 2 b are cross-sections of the electronic element of FIG. 1;

FIGS. 3a and 3 b are cross-sections similar to FIGS. 2a and 2 b, but pertaining to other embodiments of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The electronic element shown in FIGS. 1 and 2a and 2 b comprises a carrier 1 having at least an electrically conductive mass plane 2 consisting of a layer 2A connected to a mass 3.

The carrier 1 is advantageously of the type comprising, in addition to the mass plane 2, several conductive layers or intermediate layers for the various connections to be carried out.

A flipped chip die 5 is mounted on said carrier 1 with interposition of a bump layer 6 for the mechanical and electrical connection of the die 5 with the carrier 1.

Said flipped chip die has a backside 5A opposite to a front side 5B directed towards the carrier, said backside 5A being covered with a top electrically conductive layer 7.

Said layer 7 covers preferably the complete backside 5A and is for example a metallic layer or layer containing conductive material, such as gold, silver, carbon black, fibers, sheet, filaments, lattices, etc., possibly mixed in a resin layer.

An electrically conductive connection means 8 forms an electrical connection between the layer 7 and the electrically conductive mass plane 2 of the carrier 1.

In the embodiment shown in FIGS. 1 and 2a, the conductive connection means 8 is a conductive glue which adheres, on the one hand, to all sides edges of the layer 7 and, on the other hand, to the layer 2A connected to the mass 3.

An under-fill 9 made of not conductive material is placed between the bumps 6A of the bump layer 6 which is used for mechanical contact.

A mold component 10 in insulating material, for example in plastic, covers the layer 7 and the connection means 8 for protection.

A faraday cage is thus built around the die 5 by the conductive layer 7 covering the backside 5A of the die 5, the conductive connection means 8 and the mass plane 2 or the layer 2A of the carrier 1 connected to the mass 3.

As shown in FIG. 2b, the conductive glue covers the layer 7 completely and forms therefore a further protection for the die 5.

As shown in FIG. 3b, the layer 7 is also formed by the same conductive glue as the connection means 8 and in one piece with these means.

The connection means 8 may be a conductive tape instead of a conductive glue.

FIG. 3a shows such embodiment wherein a conductive tape, forming the connection means 8, is applied on the side edges of the layer 7.

In alternative embodiments, the tape covers also the layer 7 or the layer 7 is a portion of the tape which covers also the backside 5A of the die 5.

In another alternative embodiment, the connection means 8 may comprise a conductive connection extending through the silicon material of the die 5.

This connection 4 connects the conductive layer 7 covering the backside 5A to bond pads at the side of the die 5 that is connected to the electrically conductive portion 2 of the carrier 1.

This connection 4 may be incorporated during the manufacturing of the die 5.

In all forms of embodiment, the electronic element of the invention can be manufactured easily and at a low cost, as no soldering or bonding wires are required.

The element of the invention finds many application in apparatuses where EMI (RF, EMC, etc.) have to be prevented, for example in apparatuses comprising emitting means, emitting antenna, etc., such as a Global System for Mobile Communications (GSM) apparatus and a Digital Enhanced Cordless Telephone (DECT) apparatus.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5311059Jan 24, 1992May 10, 1994Motorola, Inc.Semiconductor device package
US5371404 *Feb 4, 1993Dec 6, 1994Motorola, Inc.Thermally conductive integrated circuit package with radio frequency shielding
US5694300 *Apr 1, 1996Dec 2, 1997Northrop Grumman CorporationElectromagnetically channelized microwave integrated circuit
US5737191 *Apr 5, 1996Apr 7, 1998Shinko Electric Industries Co., Ltd.Structure and process for mounting semiconductor chip
US5866943 *Jun 23, 1997Feb 2, 1999Lsi Logic CorporationSystem and method for forming a grid array device package employing electomagnetic shielding
US5907477 *Mar 11, 1997May 25, 1999Micron Communications, Inc.Substrate assembly including a compartmental dam for use in the manufacturing of an enclosed electrical circuit using an encapsulant
US6075289Nov 4, 1996Jun 13, 2000Tessera, Inc.Thermally enhanced packaged semiconductor assemblies
US6092281Aug 28, 1998Jul 25, 2000Amkor Technology, Inc.Electromagnetic interference shield driver and method
US6144101Dec 3, 1996Nov 7, 2000Micron Technology, Inc.Flip chip down-bond: method and apparatus
US6191360 *Apr 26, 1999Feb 20, 2001Advanced Semiconductor Engineering, Inc.Thermally enhanced BGA package
US6400032 *Jan 19, 1999Jun 4, 2002Micron Technology, Inc.Method and apparatus for packaging flip chip bare die on printed circuit boards
JP2000031207A * Title not available
JPH0294535A Title not available
JPH1140709A * Title not available
JPH02239627A Title not available
JPS61150250A Title not available
TW413913B * Title not available
WO2000019531A1Aug 23, 1999Apr 6, 2000Conexant Systems IncBackside electrical contact structure for a module having an exposed backside
WO2001015225A1 *Aug 4, 2000Mar 1, 2001Ericsson Telefon Ab L MA combined heat sink/electromagnetic shield
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7592672 *Mar 29, 2007Sep 22, 2009Casio Computer Co., Ltd.Grounding structure of semiconductor device including a conductive paste
US7646105 *Nov 16, 2007Jan 12, 2010Stats Chippac Ltd.Integrated circuit package system with package substrate having corner contacts
US7863726Nov 4, 2009Jan 4, 2011Stats Chippac Ltd.Integrated circuit package system with package substrate having corner contacts and method of manufacture thereof
US7906860 *Oct 26, 2007Mar 15, 2011Infineon Technologies AgSemiconductor device
US8710634Mar 25, 2009Apr 29, 2014Stats Chippac Ltd.Integrated circuit packaging system with an integral-interposer-structure and method of manufacture thereof
Classifications
U.S. Classification257/778, 257/E23.011, 257/E23.114, 257/E23.126
International ClassificationH01L23/29, H01L23/48, H01L23/31, H05K9/00, H01L23/552, H01L21/60
Cooperative ClassificationH01L24/32, H01L23/552, H01L24/73, H01L2924/01033, H01L2924/01079, H01L23/481, H01L2924/01006, H01L2924/01047, H01L23/3135, H01L2224/73259, H01L2224/83951, H01L2924/01004, H01L2224/16225, H01L2224/73204, H01L2224/32225, H01L2924/3025
European ClassificationH01L24/31, H01L24/73, H01L23/552, H01L23/31H4, H01L23/48J
Legal Events
DateCodeEventDescription
Aug 31, 2011FPAYFee payment
Year of fee payment: 8
Sep 4, 2007FPAYFee payment
Year of fee payment: 4
May 16, 2005ASAssignment
Owner name: ST MICROELECTRONICS N.V., NETHERLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALCATEL;REEL/FRAME:016016/0343
Effective date: 20050329
May 28, 2002ASAssignment
Owner name: ALCATEL, FRANCE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOETSCHALCKX, PAUL AUGUST JOZEF KAREL LOUIS;REEL/FRAME:012944/0349
Effective date: 20020507
Owner name: ALCATEL 54, RUE LA BOETIEF-75008 PARIS, (1) /AE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOETSCHALCKX, PAUL AUGUST JOZEF KAREL LOUIS /AR;REEL/FRAME:012944/0349