Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6770538 B2
Publication typeGrant
Application numberUS 09/934,916
Publication dateAug 3, 2004
Filing dateAug 22, 2001
Priority dateSep 3, 1998
Fee statusPaid
Also published asUS6355580, US6429496, US7049664, US7119033, US7371697, US8492851, US8790982, US20020048888, US20020175382, US20040266213, US20070059943, US20080203542, US20130309855
Publication number09934916, 934916, US 6770538 B2, US 6770538B2, US-B2-6770538, US6770538 B2, US6770538B2
InventorsLi Li, Pai-Hung Pan
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Bombarding oxygen of silicon oxide and oxygen atoms proximate to said silicon oxide with an inert ion in an oxidizing atmosphere to increase thickness of silicon oxide
US 6770538 B2
Abstract
Oxidation methods and resulting structures including providing an oxide layer on a substrate and then re-oxidizing the oxide layer by vertical ion bombardment of the oxide layer in an atmosphere containing at least one oxidant. The oxide layer may be provided over diffusion regions, such as source and drain regions, in a substrate. The oxide layer may overlie the substrate and is proximate a gate structure on the substrate. The at least one oxidant may be oxygen, water, ozone, or hydrogen peroxide, or a mixture thereof. These oxidation methods provide a low-temperature oxidation process, less oxidation of the sidewalls of conductive layers in the gate structure, and less current leakage to the substrate from the gate structure.
Images(3)
Previous page
Next page
Claims(24)
What is claimed is:
1. An oxidation method, comprising:
providing a semiconductor substrate including silicon oxide on a portion of a surface thereof; and
bombarding at least one of oxygen atoms of said silicon oxide and oxygen atoms proximate to said silicon oxide with at least one inert ion in an atmosphere consisting essentially of said at least one inert ion and at least one oxidant to energize said oxygen atoms and to increase a thickness of silicon oxide.
2. The method of claim 1, wherein said providing said semiconductor substrate comprises providing a silicon substrate.
3. The method of claim 1, further comprising:
forming said silicon oxide.
4. The method of claim 1, wherein said bombarding comprises bombarding said region of silicon oxide with krypton, helium, or argon ions.
5. The method of claim 1, wherein said bombarding is effected in the presence of at least one oxidant comprising at least one of oxygen, water, ozone, and hydrogen peroxide.
6. The method of claim 1, wherein said bombarding is effected at a temperature of about 25° C. to about 700° C.
7. The method of claim 1, wherein said bombarding is effected for a duration of from about 5 minutes to about 500 minutes.
8. The method of claim 1, wherein said bombarding is effected at an energy of from about 1 eV to about 300 eV.
9. The method of claim 1, further comprising:
forming at least one diffusion region in said semiconductor substrate beneath said silicon oxide.
10. The method of claim 9, wherein said forming is effected before said bombarding.
11. The method of claim 1, wherein said bombarding comprises vertical ion bombardment.
12. The method of claim 1, wherein said providing comprises providing a semiconductor substrate with a damaged silicon oxide region.
13. An oxidation method, comprising:
providing a semiconductor device structure comprising:
a semiconductor substrate with at least one diffusion region formed therein;
silicon oxide positioned on said semiconductor substrate and over said at least one diffusion region; and
a structure positioned on said semiconductor substrate, laterally adjacent to said at least one diffusion region; and
bombarding oxygen atoms located substantially over said at least one diffusion region with at least one inert ion in an atmosphere consisting essentially of said at least one inert ion and at least one oxidant.
14. The oxidation method of claim 13, wherein said bombarding increases a thickness of said silicon oxide without substantially oxidizing said structure.
15. The oxidation method of claim 13, wherein said providing said semiconductor device structure comprises providing a semiconductor device structure comprising a silicon substrate.
16. The oxidation method of claim 13, wherein said providing said semiconductor device structure comprises providing a semiconductor device structure with said structure comprising at least a portion of a transistor gate structure.
17. The oxidation method of claim 13, further comprising:
oxidizing said semiconductor substrate to form said silicon oxide.
18. The oxidation method of claim 13, wherein said bombarding comprises bombarding said oxygen atoms with krypton, helium, or argon ions.
19. The oxidation method of claim 13, wherein said bombarding is effected in the presence of at least one oxidant comprising at least one of oxygen, water, ozone, and hydrogen peroxide.
20. The oxidation method of claim 13, wherein said bombarding is effected at a temperature of from about 25° C. to about 700° C.
21. The oxidation method of claim 13, wherein said bombarding is effected for a duration of about 5 minutes to about 50 minutes.
22. The oxidation method of claim 13, wherein said bombarding is effected at an energy of from about 1 eV to about 300 eV.
23. The oxidation method of claim 13, wherein said bombarding comprises vertical ion bombardment.
24. The oxidation method of claim 13, wherein said providing said semiconductor substrate comprises providing a semiconductor substrate having a region of damaged silicon oxide on a surface thereof.
Description
CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of application Ser. No. 09/146,710, filed Sep. 3, 1998, pending.

BACKGROUND OF THE INVENTION

This invention relates generally to the field of integrated circuit design and fabrication. Specifically, the invention relates to ion-assisted oxidation methods and the structures formed thereby.

Silicon oxide is used in integrated circuit (IC) and semiconductor fabrication, especially metal-oxide-semiconductor (MOS) fabrication, due to its excellent dielectric properties for insulation and field enhancement. See, for example, U.S. Pat. Nos. 4,776,925 and 5,521,126, the disclosures of which are incorporated herein by reference. Silicon oxide, both doped and undoped, is especially useful for fabrication of transistors. A transistor is typically fabricated by growing a gate structure containing a gate dielectric and a gate conductor on the surface of a silicon substrate, followed by forming source and drain regions in portions of the substrate flanking the gate structure. Unfortunately, the gate dielectric will be etched partially during the dry etch of the gate conductor. A thinner gate dielectric along the gate conductor edge will degrade the gate dielectric intensity and increase the gate-induced drain leakage. In order to eliminate these problems, the gate dielectric needs to be re-grown.

A high-temperature (greater than about 700° C.) oxidation is often used in the IC industry to re-grow the gate dielectric. High-temperature oxidation, however, can cause problems such as changes in impurity profiles, non-uniform oxide thicknesses along the side wall of the gate conductor, and defect formation in the underlying substrate. When certain metals-such as tungsten-are used as the gate conductor, a high temperature oxidation process can form materials-such as tungsten oxide-that are volatile and can cause product yield loss.

Different oxidation techniques, such as plasma oxidation and anodization, have been proposed to reduce the temperature necessary to re-grow gate dielectrics. Most of these low-temperature techniques, however, fail to produce the high-quality gate dielectric necessary to maintain good gate dielectric integrity and low leakage.

SUMMARY OF THE INVENTION

The present invention provides methods of oxidization using vertical ion bombardment in an oxidant-containing atmosphere. Specifically, the present invention forms an oxide layer on source and drain regions of a substrate by re-oxidizing an oxide layer previously formed thereon. The re-oxidation is performed by vertically bombarding the previously-formed oxide layer with inert ions in an atmosphere containing at least one oxidant.

The present invention includes an oxidation method which provides an oxide layer on a substrate and then re-oxidizes the oxide layer by vertical ion bombardment in an atmosphere containing at least one oxidant. The oxide layer may be provided over diffusion regions, such as source and drain regions, in a substrate. The oxide layer may also flank a gate structure provided on the substrate. The at least one oxidant may be oxygen, water, ozone, hydrogen peroxide, or a mixture thereof. The atmosphere may also contain hydrogen. The ion bombardment may use krypton (Kr), helium (He), or argon (Ar) ions, at a temperature ranging from about 25° C. to about 700° C., at an energy ranging from about 100 to about 300 ev, and for a time ranging from about 5 minutes to about 500 minutes.

The present invention permits a high-quality thin oxide layer to be formed at relatively low temperatures when compared with conventional techniques. Low-temperature oxidation leads to fewer thermal stresses, fewer crystal defects, less wafer warpage, and reduction of oxidation-enhanced diffusion. The present invention also allows less oxidation of the sidewalls of conductive layers in transistor gate structures to occur during oxidation. The present invention also facilitates fabrication of a transistor exhibiting lower amounts of current leakage to source and drain regions during operation.

BRIEF DESCRIPTION OF THE DRAWINGS

The Figures presented in conjunction with this description are not actual views of any particular portion of an actual semiconductor device or component, but are merely representations employed to clearly and fully depict the present invention. FIGS. 1-4 are cross-sectional side-views of steps of one exemplary ion-assisted oxidation process according to the present invention and the resulting structure.

DETAILED DESCRIPTION OF THE INVENTION

The present invention provides ion-assisted oxidation methods and the structures formed thereby. The ion-assisted oxidation methods are employed to form a high-quality oxide layer over source and drain regions of a substrate. The ion-assisted oxidation methods form this high-quality oxide layer when inert ions, such as argon, vertically bombard a pre-existing oxide layer on the substrate or structures thereof in an atmosphere containing at least one oxidant, thereby increasing the quality and thickness of the pre-existing oxide layer. The energy for forming the high-quality oxide layer comes from the energy of the inert ions, rather than a high temperature.

The following description provides specific details such as material thicknesses and types in order to provide a thorough understanding of the present invention. The skilled artisan, however, would understand that the present invention may be practiced without employing these specific details. Indeed, the present invention can be practiced in conjunction with fabrication techniques conventionally used in the industry.

The process steps and structures described below do not form a complete process flow for manufacturing IC devices, the remainder of which is known to those of ordinary skill in the art. Accordingly, only the process steps and structures necessary to understand the present invention are described.

FIGS. 1-4 illustrate the steps of one exemplary ion-assisted oxidation process according to the present invention and the resulting structure. It will be understood, however, by those skilled in the art that other oxidation processes and structures could be formed by slight modifications of the illustrated method.

A preferred method of practicing the present invention is illustrated in FIG. 1. To begin, semiconductor substrate 2 is first provided. Semiconductor substrate 2 may be any surface suitable for device formation, such as a semiconductor wafer, and may be doped and/or include an epitaxial layer. Preferably, semiconductor substrate 2 is a silicon wafer or a bulk silicon region, such as a silicon-on-insulator or silicon-on-sapphire structure.

Dielectric layer 4 is then formed over semiconductor substrate 2. Dielectric layer 4 isolates the overlying gate electrode, as described below, from the upper surface of semiconductor substrate 2. Accordingly, any suitable dielectric material can be employed as dielectric layer 4, such as undoped or doped silicon oxide, boron- and/or phosphorous-doped silicate glass, silicon oxynitride, silicon nitride, or a composite layer containing these materials. Preferably, dielectric layer 4 is a silicon oxide layer formed by a suitable thermal oxidation process, such as oxidizing the preferred silicon substrate 2 in an atmosphere containing oxygen for about 60 to about 200 minutes at about 750 to about 950° C.

Next, conductive layer 6 is deposited. Since conductive layer 6 will form the gate electrode, any suitable gate electrode material may be employed. Preferably, conductive layer 6 is a doped polysilicon layer. Preferred polysilicon layer 6 may be formed by any suitable deposition method known in the art, such as physical or chemical vapor deposition. Preferably, preferred polysilicon layer 6 is deposited by low-pressure chemical vapor deposition (LPCVD) to a thickness ranging from about 1000 to about 5000 angstroms. Preferred polysilicon layer 6 can be in-situ doped during deposition by including a gas containing the desired dopant in the deposition atmosphere. Second conductive layer 8 comprising a material with a lower resistance and lower melting point than the material of conductive layer 6 may optionally be deposited over conductive layer 6. When conductive layer 6 is doped polysilicon, second conductive layer 8 may be tungsten silicide, titanium silicide, a titanium nitride and tungsten mixture, a tungsten nitride and tungsten mixture, a titanium nitride and molybdenum mixture, or the like.

Second dielectric layer 10 may optionally be formed over conductive layer 6 or second conductive layer 8. Second dielectric layer 10 comprises any suitable dielectric material used in the art, such as undoped or doped silicon oxide, boron- and/or phosphorous-doped silicate glass, silicon oxynitride, silicon nitride, or a composite layer containing these materials. Preferably, second dielectric layer 10 comprises silicon oxide or silicon nitride. Second dielectric layer 10 may be formed by any suitable deposition process, such as LPCVD.

As depicted in FIG. 2, first dielectric layer 4, conductive layer 6, second conductive layer 8 (if present), and second dielectric layer 10 (if present) are then patterned and etched to form gate structure 16. Preferably, gate structure 16 is formed by a photolithographic pattern and etch process, such as depositing a photoresist layer, developing portions thereof, and then removing the developed portions to form photoresist mask 11 (shown by the broken line in FIG. 1). First dielectric layer 4, conductive layer 6, second conductive layer 8 (if present), and second dielectric layer 10 (if present) are then anisotropically etched by any process in the art to remove undesired portions of the layers. During the pattern and etch process, not all of dielectric layer 4 above semiconductor substrate 2 need be removed. When dielectric layer 4 is silicon oxide, an oxide layer 3 of reduced thickness preferably remains after etching, even though it is possible to remove all of dielectric layer 4. The thickness of oxide layer 3 is approximately half the thickness of the initial dielectric layer 4, i.e., if the thickness of dielectric layer 4 was initially about 100 angstroms, the thickness of oxide layer 3 would be about 50 angstroms. After the pattern and etch process is complete, photoresist mask 11 is removed by any suitable process known in the art.

Diffusion regions 12, such as source/drain regions, are then formed in semiconductor substrate 2. Diffusion regions 12 can be formed by any suitable process known in the art, such as by doping or ion implanting a suitable dopant, such as B, As, or P, through oxide layer 3 at an energy and dose sufficient to form the desired dopant concentration and profile.

Next, as illustrated in FIG. 3, oxide layer 14, which is thicker than dielectric layer 4, is formed on the upper surface of diffusion regions 12. Any suitable process for forming oxide layer 14 of a high quality with little to no contamination with impurities can be employed in the present invention. Preferably, oxide layer 14 is formed by a vertical ion-assisted bombardment method.

In a preferred vertical ion-assisted bombardment (VIAB) method, oxide layer 14 is formed by re-oxidizing oxide layer 3. During the etching process used to fabricate gate structure 16 and the doping or implanting process used to form diffusion regions 12, oxide layer 3 is damaged. Thus, damaged oxide layer 3 is re-oxidized to form oxide layer 14 to repair this damage. The re-oxidation is preferably performed by “vertical” ion-bombardment, meaning that ions vertically bombard oxide layer 3 in the process of forming oxide layer 14, with little to no ion-bombardment of sidewalls 18 of gate structure 16. Thus, the only oxidation occurring is the re-oxidation of oxide layer 3, with little to no oxidation of sidewalls 18. This re-oxidation is “ion-assisted” bombardment, meaning that ions bombard the oxygen in oxide layer 3 and give the oxygen the necessary energy to re-oxidize and form oxide layer 14. In contrast, in high temperature oxidation methods, the energy for oxide growth is derived from the higher temperatures.

This VIAB method is performed in an atmosphere containing at least one oxidant and hydrogen. The oxidant may be any gas containing oxygen, such as oxygen (O2), water (H2O), ozone (O3), or hydrogen peroxide (H2O2), or a mixture thereof. Preferably, water is employed as the oxidant in the present invention. Any concentration of the oxidant can be used, provided it sufficiently re-oxidizes oxide layer 3 with the desired selectivity (e.g., forms oxide layer 14 to the desired thickness without oxidizing sidewalls 18). For example, the flow of water in the atmosphere can range from about 1 to about 500 sccm, and preferably is about 50 sccm.

The atmosphere also contains hydrogen as well as at least one oxidant. Hydrogen is included in the ambient because hydrogen helps reduce oxide growth on sidewalls 18 during the VIAB process. Any concentration of hydrogen can be used in the ambient, provided it sufficiently prevents oxide growth on sidewalls 18. For example, the flow of hydrogen in the ambient can range from about 1 to about 200 sccm, and is preferably about 10 sccm.

The ambient also contains a source for the inert ions which are used in the bombardment process. Any suitable source for the inert ions can be used, such as KR, He, or Ar gas. Preferably, argon gas is used as the source of the inert ions.

The VIAB method is performed at a temperature sufficient to provide the desired selectivity. The temperature should be kept as low as possible to avoid imparting more energy than necessary to the oxygen used to form oxide layer 14. More energy imparted to the oxygen via a higher temperature results in more oxide growth on sidewalls 18. The temperature in the preferred VIAB method can range from about 25° C. to about 700° C., and preferably is about 400° C.

The VIAB method of the present invention is performed for a time sufficient to grow the desired thickness of oxide layer 14 without growing an oxide layer on sidewalls 18. For example, to obtain an oxide layer 14 thickness of about 50 Å to about 100 Å, the length of the preferred VIAB process can range from about 5 minutes to about 50 minutes. Preferably, for such a thickness of oxide layer 14, the length of the preferred VIAB process is about 100 minutes.

The VIAB process is performed at an energy sufficient to excite the inert ions and impart the necessary energy to the oxygen and grow oxide layer 14 to the desired thickness. Preferably, the energy may range from 1 to about 300 ev, and more preferably is about 100 ev.

FIG. 3 depicts the device after the VIAB method is complete. Oxide layer 14 has been grown on the surface of semiconductor substrate 2 above diffusion regions 12. As illustrated in FIG. 3, the re-oxidation process also grows the oxide layer laterally under gate structure 16, thereby forming oxide layer 14 with regions 14 a underlying dielectric layer 4. These underlying oxide regions 14 a help decrease the sharpness of corners 5 at the interface of semiconductor substrate 2 and dielectric layer 4 and, therefore, reduce current leakage from gate structure 16 to the source and drain regions. The thickness and lateral growth of underlying oxide regions 14 a depend on the thickness of dielectric layer 4, the thickness of oxide layer 14, and the parameters of the VIAB process. For example, the thickness of underlying oxide regions 14 a can range from about 30 Å to about 80 Å and the lateral growth can range from about 5 Å to about 80 Å when the oxide layer 14 is grown to a thickness ranging from about 50 Å to about 100 Å by a VIAB process for about 100 minutes at a temperature of about 400° C. with an energy of about 100 ev using argon ions.

Since the VIAB process proceeds via vertical ion bombardment, it is desired that little to no lateral oxide growth occur on the sidewalls of conductive layer 6 or second conductive layer 8. Accordingly, the parameters (e.g., time, temperature, energy, etc.) described above should be selected to minimize this lateral growth when possible. Preferably, this lateral growth during the VIAB process may be up to about 100 angstroms. More preferably, this lateral growth during the VIAB process is about 10 angstroms.

Subsequent processing steps can then be undertaken to form the desired IC device. For example, dielectric sidewall spacers 20 for gate structure 16 can be formed, contact holes can be formed in oxide layer 14, and a patterned metal layer 22 can be formed to achieve desired metal contacts.

While the preferred embodiments of the present invention have been described above, the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3849276Mar 19, 1971Nov 19, 1974IbmProcess for forming reactive layers whose thickness is independent of time
US3943542Nov 6, 1974Mar 9, 1976International Business Machines, CorporationHigh reliability, low leakage, self-aligned silicon gate FET and method of fabricating same
US4351712Dec 10, 1980Sep 28, 1982International Business Machines CorporationLow energy ion beam oxidation process
US4652463 *Feb 1, 1985Mar 24, 1987Hughes AircraftOxidation of metals
US4776925Apr 30, 1987Oct 11, 1988The Trustees Of Columbia University In The City Of New YorkMethod of forming dielectric thin films on silicon by low energy ion beam bombardment
US4784975Oct 23, 1986Nov 15, 1988International Business Machines CorporationIncreased stability and dielectrics
US4864375 *Apr 29, 1988Sep 5, 1989Texas Instruments IncorporatedDram cell and method
US4902647Oct 21, 1988Feb 20, 1990The United States Of American As Represented By The Administrator Of The National Aeronautics And Space AdministrationSurface modification using low energy ground state ion beams
US4945867Aug 9, 1989Aug 7, 1990Toyota Jidosha Kabushiki KaishaTwo-stroke engine
US4997746 *Nov 22, 1988Mar 5, 1991Greco Nancy AMethod of forming conductive lines and studs
US5146291Aug 31, 1989Sep 8, 1992Mitsubishi Denki Kabushiki KaishaMIS device having lightly doped drain structure
US5183775 *Jan 23, 1990Feb 2, 1993Applied Materials, Inc.Method for forming capacitor in trench of semiconductor wafer by implantation of trench surfaces with oxygen
US5210056 *Nov 27, 1991May 11, 1993Samsung Electronics Co., Ltd.Method for forming a gate oxide film of a semiconductor device
US5219773Dec 3, 1991Jun 15, 1993Massachusetts Institute Of TechnologyMethod of making reoxidized nitrided oxide MOSFETs
US5279978 *Dec 18, 1992Jan 18, 1994MotorolaIsolating transistors
US5344793 *Mar 5, 1993Sep 6, 1994Siemens AktiengesellschaftFormation of silicided junctions in deep sub-micron MOSFETs by defect enhanced CoSi2 formation
US5349467 *Oct 27, 1992Sep 20, 1994Texas Instruments IncorporatedThorium-free coating for germanium IR window
US5382820Dec 8, 1993Jan 17, 1995United Microelectronics CorporationHigh voltage CMOS device to integrate low voltage controlling device
US5387546Jun 22, 1992Feb 7, 1995Canon Sales Co., Inc.Method for manufacturing a semiconductor device
US5427962 *Nov 10, 1992Jun 27, 1995Casio Computer Co., Ltd.Method of making a thin film transistor
US5436481Jan 19, 1994Jul 25, 1995Nippon Steel CorporationMOS-type semiconductor device and method of making the same
US5508368Mar 3, 1994Apr 16, 1996Diamonex, IncorporatedIon beam process for deposition of highly abrasion-resistant coatings
US5521126Jun 22, 1994May 28, 1996Nec CorporationVapor deposition of silicones on whole chip surface, then plasma oxidation to silicon dioxide yields high density film with smooth surface
US5527718 *Dec 28, 1994Jun 18, 1996Sony CorporationProcess for removing impurities from polycide electrode and insulating film using heat
US5536679 *Feb 3, 1995Jul 16, 1996Hyundai Electronics Industries Co., Ltd.Method for fabrication of semiconductor device capable of preventing short circuits
US5702849 *Sep 26, 1996Dec 30, 1997Mitsubishi Denki Kabushiki KaishaMask for transferring a pattern for use in a semiconductor device and method of manufacturing the same
US5723896 *Dec 16, 1996Mar 3, 1998Lsi Logic CorporationIntegrated circuit structure with vertical isolation from single crystal substrate comprising isolation layer formed by implantation and annealing of noble gas atoms in substrate
US5759900Sep 5, 1996Jun 2, 1998Lg Semicon Co., Ltd.Method for manufacturing MOSFET
US5811326Jan 17, 1995Sep 22, 1998Semiconductor Energy Laboratory Co., Ltd.Method for manufacturing thin film transistor
US5836772Mar 31, 1997Nov 17, 1998Macronix International Co., Ltd.Interpoly dielectric process
US5847427Dec 16, 1996Dec 8, 1998Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device utilizing an oxidation suppressing substance to prevent the formation of bird's breaks
US5885877Apr 21, 1997Mar 23, 1999Advanced Micro Devices, Inc.Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric
US5915190Jul 30, 1997Jun 22, 1999Lam Research CorporationMethods for filling trenches in a semiconductor wafer
US5930617 *Mar 25, 1998Jul 27, 1999Texas Instruments-Acer IncorporatedMethod of forming deep sub-micron CMOS transistors with self-aligned silicided contact and extended S/D junction
US5965926Apr 1, 1997Oct 12, 1999Siemens AktiengesellschaftCircuit structure having at least one MOS transistor and method for its production
US6010936 *Nov 26, 1997Jan 4, 2000Lg Semicon Co., Ltd.Semiconductor device fabrication method
US6022794 *Jul 28, 1998Feb 8, 2000United Microeletronics Corp.Method of manufacturing a buried contact in a static random access memory
US6037639Jun 9, 1997Mar 14, 2000Micron Technology, Inc.Fabrication of integrated devices using nitrogen implantation
US6097062Sep 12, 1997Aug 1, 2000Advanced Micro Devices, Inc.Optimized trench edge formation integrated with high quality gate formation
US6097069Jun 22, 1998Aug 1, 2000International Business Machines CorporationMethod and structure for increasing the threshold voltage of a corner device
US6110278 *Aug 10, 1998Aug 29, 2000Saxena; Arjun N.Methods for and products of growth of single-crystal on arrayed nucleation sites (SCANS) defined in nucleation unfriendly substrates
US6110794 *Aug 19, 1998Aug 29, 2000Philips Semiconductors Of North America Corp.Semiconductor having self-aligned, buried etch stop for trench and manufacture thereof
US6127248Jul 13, 1998Oct 3, 2000Hyundai Electronics Industries Co., Ltd.Selectively doping first region of substrate surrounding first gate structure using an oxidation inhibitor, then further oxidation of dielectric portions around second gate structure in second substrate region to a greater degree
US6198142 *Jul 31, 1998Mar 6, 2001Intel CorporationTransistor with minimal junction capacitance and method of fabrication
US6221743 *Jul 7, 1998Apr 24, 2001Kabushiki Kaisha Kobe Seiko ShoMethod for processing substrate
US6306712Dec 3, 1998Oct 23, 2001Texas Instruments IncorporatedSidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing
US6355580 *Sep 3, 1998Mar 12, 2002Micron Technology, Inc.Bombarding oxygen atoms proximate silicon dioxide region with at least one inert ion in atmosphere consisting essentially of inert ion and at least one oxidant to energize oxygen atoms proximate region and to increase thickness of silicon oxide
US6559027May 1, 2001May 6, 2003Hitachi, Ltd.Semiconductor device and process for producing the sme
US6566703Sep 20, 2000May 20, 2003Taiwan Semiconductor Manufacturing CompanyHigh speed flash memory with high coupling ratio
US20020158285Jun 6, 2002Oct 31, 2002Stmicroelectronics S.R.L.Nonvolatile floating-gate memory devices, and process of fabrication
Non-Patent Citations
Reference
1P. Osiceanu et al., "An ESCA Study on Ion Beam Included Oxidation of Si", 1995 IEEE, pps. 159-162.
2Watanabe, Jinzo, et al., "Ultra Low-Temperature Growth of High-Integrity Thin Gate Oxide Films by Low-Energy Ion-Assisted Oxidation," Jpn. J. Appl. Phys., vol. 34 (Feb. 1995), pp. 900-902.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6841461 *Nov 4, 2003Jan 11, 2005Hynix Semiconductor Inc.Method for forming gate electrode of semiconductor device
US7119033 *Jun 30, 2004Oct 10, 2006Micron Technology, Inc.Ion-assisted oxidation methods and the resulting structures
US7141514 *Feb 2, 2005Nov 28, 2006Applied Materials, Inc.Selective plasma re-oxidation process using pulsed RF source power
US7214628Feb 2, 2005May 8, 2007Applied Materials, Inc.Plasma gate oxidation process using pulsed RF source power
US7371697Oct 9, 2006May 13, 2008Micron Technology, Inc.Ion-assisted oxidation methods and the resulting structures
US7736963 *Jul 5, 2005Jun 15, 2010Samsung Electronics Co., Ltd.Method of forming a gate structure for a semiconductor device and method of forming a cell gate structure for a non-volatile memory device
US8492851May 13, 2008Jul 23, 2013Micron Technology, Inc.Structures including an at least partially reoxidized oxide material
US8790982Jul 19, 2013Jul 29, 2014Micron Technology, Inc.Methods for reoxidizing an oxide and for fabricating semiconductor devices
WO2006083778A2 *Jan 30, 2006Aug 10, 2006Applied Materials IncSelective plasma re-oxidation process using pulsed rf source power
Classifications
U.S. Classification438/297, 438/788, 257/E21.285, 257/E21.335, 438/771, 438/770, 438/774, 438/766, 438/773, 257/E21.433
International ClassificationH01L21/336, H01L21/314, H01L21/316, H01L21/265
Cooperative ClassificationH01L29/42368, H01L21/31662, H01L21/26506, H01L29/66575, H01L21/823807, H01L21/823412, Y10S148/118, H01L21/02351, Y10S148/116, H01L21/02238, H01L21/76213, H01L21/28008, H01L21/02255, H01L21/0223
European ClassificationH01L29/66M6T6F11B, H01L21/02K2T8L4, H01L29/423D2B6B, H01L21/02K2E2J, H01L21/762B4, H01L21/02K2E2B2B2, H01L21/316C2B2
Legal Events
DateCodeEventDescription
Sep 21, 2011FPAYFee payment
Year of fee payment: 8
Jan 11, 2008FPAYFee payment
Year of fee payment: 4
May 1, 2007CCCertificate of correction