|Publication number||US6770958 B2|
|Application number||US 10/462,268|
|Publication date||Aug 3, 2004|
|Filing date||Jun 16, 2003|
|Priority date||May 17, 2002|
|Also published as||US6596619, US20030216039|
|Publication number||10462268, 462268, US 6770958 B2, US 6770958B2, US-B2-6770958, US6770958 B2, US6770958B2|
|Inventors||Chung Yu Wang, Chender Huang, Pei-Haw Tsao, Ken Chen, Hank Huang|
|Original Assignee||Taiwan Semiconductor Manufacturing Company|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (19), Referenced by (32), Classifications (39), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a division of Ser. No. 10/150,831, filed May 17, 2002 now U.S. Pat. No. 6,596,619.
The invention relates to microelectronic semiconductor device assembly wafer bumping processes and specifically to the fabrication of a new under bump metallization (UBM) structure.
Current and future microelectronic interconnect packaging technologies involve solder bump interconnect bumping on copper wafers. Currently, wafer vendors provide aluminum capping of copper pads in the wafer bumping process, as well as, in wire bonding. Known bumping processes in plating technology will have UBM sputtered and patterned before forming the bump on the I/O pad. The present invention relates to a novel manufacturing process of a new under bump structure (UBM) as related to the manufacture of electronic components.
U.S. Pat. No. 6,268,114 B1 to Wen et al. describes a method for forming fine-pitched solder bumps/balls and devices formed by such method.
U.S. Pat. No. 6,222,279 B1 to Mis et al. describes a method for fabricating solder bumps on a microelectronic device having contact pads including the steps of depositing a titanium barrier layer on the device, forming an under bump metallurgy layer on the titanium barrier layer, and forming one or more solder bumps on the under bump metallurgy layer.
U.S. Pat. No. 6,130,141 to Degani et al. describes techniques for applying under bump metallization for solder bump interconnections on IC chips with Al bonding sites.
U.S. Pat. No. 6,153,503 to Lin et al. describes a process for producing solder bumps on metal electrodes, of a semiconductor wafer, which involves the formation of the under bump metallurgies on the electrodes.
U.S. Pat. No. 6,107,180 to Munroe et al. describes a method for forming an interconnect bump structure. Under bump metallization structure comprising a chrome layer, a copper layer, and a tin layer is disclosed.
U.S. Pat. No. 5,486,282 to Datta et al. describes a tool and process for electroetching metal films on a substrate employing a linear electrode and a linear jet of electrolyte squirted from the electrode.
It is therefore an object of the present invention to provide a process for the fabrication of a new UBM structure.
It is another object of invention to provide aluminum cap protection without using silicon nitride (SiN) passivation or benzocyclobutene (BCB), or polyimide (P1) repassivation, to prevent damage or undercut by etching solutions.
In order to accomplish these and other objects of the invention, it has been discovered that two UBM mask processes are utilized in the following manner:
First, a top layer of copper (Cu) is patterned and/or a middle layer of nickel-vanadium (NiV) or chrome-copper (CrCu) is personalized by standard photoprocessing and etching steps utilizing a bump based size mask. This is followed by a patterning seed layer step with a second, larger mask, thereby preventing damage to the aluminum cap and seed layer undercut during the etching process.
The foregoing and other objects, aspects and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. The drawing illustrate like reference numerals designating similar or corresponding elements, regions and portions and in which:
FIG. 1 is a cross-sectional representation of an initial structure of the invention.
FIGS. 2 and 3 are cross-sectional representations of a Prior Art UBM structure.
FIG. 4 is a cross-sectional representation of a preferred embodiment of the present invention.
Problems Discovered by the Inventors
The inventors have discovered the following problems and disadvantages with the current practice:
1. Current bumping processes utilizing plating technologies have the under bump metallization (UBM) sputtered and patterned first, that is, before forming a bump on the I/O pad. During the UBM patterning acid etching process the following yield, function fails, short and long term reliability problems are incurred:
i) The aluminum cap is damaged.
ii) Gaps result between the under bump metallization and passivation coatings due to different etch rates (undercut) by the UBM etching solution.
2. Polyimide (PI), benzocyclobutene (BCB) or any other organic repassivation coatings of the aluminum cap used in the current practice of the art increases the probability of yield detractors, component failure, and reliability issues due to risks of interfacial delamination after underfill cure.
3. For flip chip C-4 packaging structures the underfill material intended as a stress relaxation coating of the C-4 solder interconnect can instead act as a relaxation film for the PI or BCB repassivation coatings.
4. The increase in process steps (e.g., PI/BCB/SiN) as practiced in the current art increases material and process costs, as well as exposure to reduced yields, and short/long term reliability component issues.
As illustrated in FIG. 1, structure 10 includes at least one exposed conductive bonding pad 12 preferably through passivation layer 14. Structure 10 is preferably a semiconductor structure and is also understood to possibly include a semiconductor wafer or substrate, active and passive devices formed within the wafer, conductive layers and dielectric layers (e.g., inter-poly oxide (IPO), intermetal dielectric (IMD), etc.) formed over the wafer surface. The term “semiconductor structure” is meant to include devices formed within a semiconductor wafer and the layers overlying the wafer.
Bonding pad 12 is preferably comprised of copper or aluminum. Passivation layer 14 is preferably comprised of SiN. Layer 16 cap of bonding pad 12 is preferably comprised of aluminum.
FIG. 2 illustrates a cross-sectional representation of a Prior Art under bump metal (UBM) layer 18/20 formed over aluminum cap layer 16. UBM layer 18/20 is preferably 1000 to 6000 Å thick. UBM layer 18/20 is preferably comprised of sublayer 18 formed of titanium (Ti) or chrome (Cr), and upper metallization layer 20 comprised of NiVor Cr/Cu, Cu.
FIG. 3 shows a cross-sectional view of a Prior Art approach illustrating an organic repassivation layer 22 comprising of polyimide (PI) or benzocyclobutene (BCB) or equivalent high temperature polymer.
FIG. 4 is a cross-sectional view of the preferred structure of the invention. In a key feature of the invention, aluminum cap 16 as shown is protected without requiring passivation layer 14 (SiN) or repassivation layer 22 (e.g., PI or BCB). Passivation layer 24 is preferably comprised of Si3N4, SiO2, Si3N4/SiO2 and is more preferably comprised of Si3N4/SiO2.
Key Steps of the Invention
The process of the invention may be understood with respect to FIGS. 1 and 4. Beginning with the structure of FIG. 1, seed layer 18, comprised of Ti or Cr, is deposited by, for example, sputtering. Subsequently, upper metallization layer 20 comprised of NiVor Cr/Cu, Cu, is also deposited. An initial patterning of top layer 20 is performed, by methods known in the art, using a bump-based size mask, with the resultant width of layer 20 shown in FIG. 4. Subsequently, in a key step of the invention, a second, larger, mask is used to pattern seed layer 18, also as shown in FIG. 4. This second patterning step prevent damage to the aluminum pad 16, and has other advantages as described below.
Advantages of the Present Invention
The advantages of the present invention include:
1. Elimination of the PI/BCB/SiN passivation process steps reduces cost and exposure to yield detractors, such as, interfacial delamination and reliability issues.
2. UBM etching solution damage to aluminum cap and copper pad is prevented.
3. UBM acid etching undercut prevention leads to the formation of a robust UBM structure.
While the present invention has been described and illustrated with respect to preferred embodiments, it is not intended to limit the invention, except as defined by the following claims. Furthermore, numerous modifications, changes, and improvements will occur to those skilled in the art without departing from the spirit and scope ol the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5486282||Nov 30, 1994||Jan 23, 1996||Ibm Corporation||Electroetching process for seed layer removal in electrochemical fabrication of wafers|
|US5773359 *||Dec 26, 1995||Jun 30, 1998||Motorola, Inc.||Interconnect system and method of fabrication|
|US6107180||Jan 30, 1998||Aug 22, 2000||Motorola, Inc.||Method for forming interconnect bumps on a semiconductor die|
|US6130141||Oct 14, 1998||Oct 10, 2000||Lucent Technologies Inc.||Flip chip metallization|
|US6143878 *||Nov 29, 1995||Nov 7, 2000||The University Of Queensland||Sox-9 gene and protein and use in the regeneration of bone or cartilage|
|US6153503||Mar 10, 1998||Nov 28, 2000||National Science Council||Continuous process for producing solder bumps on electrodes of semiconductor chips|
|US6222279||Apr 20, 1998||Apr 24, 2001||Mcnc||Solder bump fabrication methods and structures including a titanium barrier layer|
|US6268114||Sep 18, 1998||Jul 31, 2001||Taiwan Semiconductor Manufacturing Company, Ltd||Method for forming fine-pitched solder bumps|
|US6293457 *||Jun 8, 2000||Sep 25, 2001||International Business Machines Corporation||Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization|
|US6332988 *||Jun 2, 1999||Dec 25, 2001||International Business Machines Corporation||Rework process|
|US6441487 *||Oct 20, 1997||Aug 27, 2002||Flip Chip Technologies, L.L.C.||Chip scale package using large ductile solder balls|
|US6452270 *||Jan 19, 2001||Sep 17, 2002||Advanced Semiconductor Engineering, Inc.||Semiconductor device having bump electrode|
|US20010005040 *||Dec 14, 2000||Jun 28, 2001||Hong Sung Hak||Wafer-level package|
|US20010008224 *||Jul 30, 1998||Jul 19, 2001||Eric J. Woolsey||Method of manufacturing electronic components|
|US20010031548 *||Jun 20, 2001||Oct 18, 2001||Peter Elenius||Method for forming chip scale package|
|US20020020855 *||Sep 26, 2001||Feb 21, 2002||Hwang Chan Seung||Method for fabricating a semiconductor device|
|US20020056741 *||Apr 16, 2001||May 16, 2002||Shieh Wen Lo||Application of wire bonding technology on wafer bump, wafer level chip scale package structure and the method of manufacturing the same|
|US20020096764 *||Jan 19, 2001||Jul 25, 2002||Min-Lung Huang||Semiconductor device having bump electrode|
|US20020127836 *||May 16, 2002||Sep 12, 2002||Taiwan Semiconductor Manufacturing Company||Method to form bump in bumping technology|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7271498 *||Jul 9, 2004||Sep 18, 2007||Advanced Semiconductor Engineering, Inc.||Bump electrodes having multiple under ball metallurgy (UBM) layers|
|US7282433||Jan 10, 2005||Oct 16, 2007||Micron Technology, Inc.||Interconnect structures with bond-pads and methods of forming bump sites on bond-pads|
|US7329943||May 3, 2006||Feb 12, 2008||Micron Technology, Inc.||Microelectronic devices and methods for forming interconnects in microelectronic devices|
|US7528064||Oct 15, 2007||May 5, 2009||Micron Technology, Inc.||Interconnect structures with bond-pads and methods of forming bump sites on bond-pads|
|US7683458||Oct 26, 2007||Mar 23, 2010||Micron Technology, Inc.||Through-wafer interconnects for photoimager and memory wafers|
|US7749899||Jun 1, 2006||Jul 6, 2010||Micron Technology, Inc.||Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces|
|US7759800||May 9, 2006||Jul 20, 2010||Micron Technology, Inc.||Microelectronics devices, having vias, and packaged microelectronic devices having vias|
|US7829976||Apr 6, 2009||Nov 9, 2010||Micron Technology, Inc.||Microelectronic devices and methods for forming interconnects in microelectronic devices|
|US7830018||Sep 28, 2007||Nov 9, 2010||Micron Technology, Inc.||Partitioned through-layer via and associated systems and methods|
|US7863187||Sep 1, 2005||Jan 4, 2011||Micron Technology, Inc.||Microfeature workpieces and methods for forming interconnects in microfeature workpieces|
|US7884015||Dec 6, 2007||Feb 8, 2011||Micron Technology, Inc.||Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods|
|US7902643||Mar 8, 2011||Micron Technology, Inc.||Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods|
|US7939948||Mar 23, 2009||May 10, 2011||Micron Technology, Inc.||Interconnect structures with bond-pads and methods of forming bump sites on bond-pads|
|US7956443||Mar 17, 2010||Jun 7, 2011||Micron Technology, Inc.||Through-wafer interconnects for photoimager and memory wafers|
|US7993944||Aug 9, 2011||Micron Technology, Inc.||Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers|
|US8324738||May 25, 2010||Dec 4, 2012||Taiwan Semiconductor Manufacturing Company, Ltd.||Self-aligned protection layer for copper post structure|
|US8377816||Apr 27, 2010||Feb 19, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of forming electrical connections|
|US8441124 *||Apr 29, 2010||May 14, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Cu pillar bump with non-metal sidewall protection structure|
|US8501616||Oct 25, 2012||Aug 6, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Self-aligned protection layer for copper post structure|
|US8546254||Aug 19, 2010||Oct 1, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Mechanisms for forming copper pillar bumps using patterned anodes|
|US8581401||Jul 6, 2012||Nov 12, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Mechanisms for forming copper pillar bumps using patterned anodes|
|US8610270||Feb 9, 2010||Dec 17, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Semiconductor device and semiconductor assembly with lead-free solder|
|US8623755||Jul 15, 2013||Jan 7, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Self-aligned protection layer for copper post structure|
|US8659155||Jul 29, 2010||Feb 25, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Mechanisms for forming copper pillar bumps|
|US8823167||Jul 17, 2012||Sep 2, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Copper pillar bump with non-metal sidewall protection structure and method of making the same|
|US8841766||Mar 24, 2010||Sep 23, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Cu pillar bump with non-metal sidewall protection structure|
|US8952534||Nov 19, 2013||Feb 10, 2015||Taiwan Semiconductor Manufacturing Company, Ltd.||Semiconductor device and semiconductor assembly with lead-free solder|
|US9018758 *||Jun 2, 2010||Apr 28, 2015||Taiwan Semiconductor Manufacturing Company, Ltd.||Cu pillar bump with non-metal sidewall spacer and metal top cap|
|US9099539||Mar 1, 2011||Aug 4, 2015||Micron Technology, Inc.||Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods|
|US20050006759 *||Jul 9, 2004||Jan 13, 2005||Min-Lung Huang||[wafer structure and bumping process thereof]|
|US20110266667 *||Apr 29, 2010||Nov 3, 2011||Taiwan Semiconductor Manufacturing Company, Ltd.||Cu pillar bump with non-metal sidewall protection structure|
|US20110298123 *||Jun 2, 2010||Dec 8, 2011||Taiwan Semiconductor Manufacturing Company, Ltd.||Cu pillar bump with non-metal sidewall spacer and metal top cap|
|U.S. Classification||257/673, 257/E23.021, 438/612, 257/737, 438/613, 257/E21.508, 257/E23.02|
|International Classification||H01L21/44, H01L23/495, H01L23/48, H01L23/485, H01L21/60|
|Cooperative Classification||H01L2224/0401, H01L2224/05564, H01L2224/13007, H01L2924/01023, H01L2224/05647, H01L2224/05624, H01L24/11, H01L2924/05042, H01L2924/01078, H01L2924/0105, H01L2924/01024, H01L2924/01022, H01L2924/01014, H01L2224/05568, H01L24/05, H01L24/03, H01L2924/14, H01L2924/014, H01L2924/01079, H01L2924/01033, H01L2924/01029, H01L2924/01013, H01L2924/01006, H01L2924/01028, H01L2924/0002|
|European Classification||H01L24/03, H01L24/05|
|Jan 11, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Sep 21, 2011||FPAY||Fee payment|
Year of fee payment: 8