Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6780792 B2
Publication typeGrant
Application numberUS 10/423,423
Publication dateAug 24, 2004
Filing dateApr 25, 2003
Priority dateFeb 16, 1999
Fee statusPaid
Also published asUS6387748, US6555863, US6638809, US20010039085, US20020025625, US20030189225
Publication number10423423, 423423, US 6780792 B2, US 6780792B2, US-B2-6780792, US6780792 B2, US6780792B2
InventorsVishnu K. Agarwal
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor circuit constructions, capacitor constructions, and methods of forming semiconductor circuit constructions and capacitor constructions
US 6780792 B2
Abstract
In one aspect, the invention encompasses a semiconductor circuit construction including a material which comprises Q, R, S and B. In such construction, Q comprises one or more refractory metals, R is selected from the group consisting of one or more of tungsten, aluminum and silicon, S is selected from the group consisting of one or more of nitrogen and oxygen, and B is boron. Also, in such construction R and Q do not comprise a common element. In another aspect, the invention encompasses a method of forming a capacitor. A first capacitor electrode is formed, a diffusion barrier layer is formed proximate the first capacitor electrode, and a dielectric layer is formed to be separated from the first capacitor electrode by the diffusion barrier layer. A second capacitor electrode is formed to be separated from the first electrode by the dielectric layer. The diffusion barrier layer comprises QxRySz wherein Q is a refractory metal, R is selected from the group consisting of tungsten, aluminum and silicon, and S is selected from the group consisting of nitrogen and oxygen; provided that R is not the same element as Q. The formation of the diffusion barrier layer comprises depositing the QxRySz and exposing the QxRySz to a nitrogen-containing plasma.
Images(3)
Previous page
Next page
Claims(26)
What is claimed is:
1. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen; and
exposing the material to a nitrogen-containing plasma.
2. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the nitrogen-containing plasma is formed by providing N2 and H2 within the reaction chamber.
3. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the nitrogen-containing plasma is formed by providing within the reaction chamber from about 10% to about 80% N2 by volume and from about 20% to about 90% H2 by volume.
4. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the exposing comprises providing the material within the nitrogen-containing plasma for about 20 seconds to about 180 seconds while maintaining a pressure within the chamber at from about 100 mTorr to about 100 Torr, and further maintaining the material at a temperature of from about 100 C. to about 600 C.
5. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the nitrogen-containing plasma is formed by providing a plasma mixture of N2, H2 and argon within the reaction chamber.
6. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the nitrogen-containing plasma is formed by providing NH3 within the chamber.
7. The method of claim 1 further comprising
providing the substrate in a reaction chamber, and wherein the nitrogen-containing plasma is formed by providing a plasma mixture of NH3 and argon within the chamber, and wherein the plasma mixture comprises greater than 0% and less than or equal to about 40% by volume of argon.
8. The method of claim 1 wherein the exposing comprises providing the material within the nitrogen-containing plasma for about 1 minute to about 60 minutes while maintaining a pressure at from about 1 Torr to about 8 atmospheres, and further maintaining the material at a temperature at greater than or equal to about 500 C.
9. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen; and
providing boron into the material by exposing the material to a boron precursor in an argon environment.
10. The method of claim 9 wherein the providing boron comprises exposing the material to B2H6.
11. The method of claim 9 wherein the providing boron comprises exposing the material to B2H6 at a temperature of from about 200 C. to 600 C.
12. The method of claim 9 wherein the providing boron comprises the material having a boron concentration of from about 0.01% to about 4% atomic percent.
13. The method of claim 9 wherein the providing boron comprises exposing the material to B2H6 within a plasma.
14. The method of claim 9 wherein the providing boron comprises exposing the material to 5% by volume B2H6 and 95% by volume argon.
15. The method of claim 9 wherein the providing boron comprises exposing the material to B2H6 within a nitrogen-containing plasma.
16. The method of claim 9 further comprising
exposing the material to a plasma.
17. The method of claim 9 further comprising
exposing the material to a plasma after the providing of the boron.
18. The method of claim 9 further comprising
exposing the material to a plasma before the providing of the boron.
19. A semiconductor processing method, comprising:
providing a substrate in a chemical vapor deposition chamber;
providing a precursor gas of Ti[N(CH3)2]4 within the chamber;
providing a precursor gas of dimethylaminealane within the chamber;
providing a precursor gas of ammonia within the chamber; and
reacting the precursor gases to form a material over the substrate, the material comprising TixAlyNz.
20. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
wherein the providing boron comprises exposing the material to B2H6 within a plasma.
21. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
wherein the providing boron comprises exposing the material to 5% by volume B2H6 and 95% by volume argon.
22. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
wherein the providing boron comprises exposing the material to B2H6 within a nitrogen-containing plasma.
23. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
exposing the material to a plasma.
24. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
exposing the material to a plasma after the providing of the boron.
25. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
exposing the material to a plasma before the providing of the boron.
26. A semiconductor processing method, comprising:
providing a substrate;
forming a material comprising at least three elements over the substrate, the material comprising at least one element from a first group, at least one element from a second group and at least one element from a third group; the first group comprising one or more refractory metals, the second group comprising one or more of tungsten, aluminum and silicon and the third group comprising one or more of nitrogen and oxygen;
providing boron into the material; and
wherein the providing boron comprises exposing the material to B2H6 and ultraviolet light.
Description
CROSS REFERENCE TO RELATED APPLICATION

This patent application is a Divisional Application of U.S. patent application Ser. No. 09/566,673 filed May 8, 2000, now U.S. Pat. No. 6,555,863 B1, entitled “Semiconductor Circuit Constructions, Capacitor Constructions, and Methods of Forming Semiconductor Circuit Constructions and Capacitor Constructions,” naming Vishnu K. Agarwal as inventor, which is a Divisional of U.S. patent application Ser. No. 09/251,104 filed Feb. 16, 1999, now U.S. Pat. No. 6,387,748 B1, the disclosures of which are incorporated herein by reference.

TECHNICAL FIELD

The invention pertains to semiconductor circuit constructions, such as, for example capacitor constructions, and to methods of forming semiconductor circuit constructions. In particular aspects, the invention pertains to diffusion barrier layers for use in capacitor constructions.

BACKGROUND OF THE INVENTION

As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell structure are important. The feature size of 256 Mb DRAMs is on the order of 0.25 micron, and conventional dielectrics such as SiO2 and Si3N4 might not be suitable because of small dielectric constants.

Some dielectric materials considered to be promising as cell dielectrics layers are Ta2O5, barium strontium titanate (BST) and lead zirconate titanate (PZT). Such materials can be formed by, for example, chemical vapor deposition (CVD). The dielectric constant of Ta2O5, BST and PZT materials can be quite high. For instance, the dielectric constant of Ta2O5 is approximately three times that of Si3N4. Proposed prior art capacitor constructions include the use of Ta2O5, PZT or BST as a capacitor dielectric layer, in combination with an overlying predominately crystalline TiN electrode or other layer. However, diffusion relative to the Ta2O5, PZT or BST layer can be problematic in the resultant capacitor construction. For example, tantalum and oxygen can undesirably out-diffuse from a Ta2O5-comprising dielectric layer; lead, zirconium, tantalum or oxygen can out-diffuse from a PZT-comprising dielectric; and one or more of barium, strontium and oxygen can undesirably out-diffuse from a BST-comprising dielectric layer. Further, materials from the adjacent conductive capacitor plates can diffuse into the Ta2O5, PZT or BST dielectric layer. The above-discussed diffusion into and out of Ta2O5, PZT and BST dielectric layers can cause electrical and other properties of the layers and the surrounding materials to be adversely affected in a less than predictable or an uncontrollable manner.

SUMMARY OF THE INVENTION

In one aspect, the invention encompasses a semiconductor circuit construction including a material which comprises Q, R, S and B. In such construction, Q comprises one or more refractory metals, R is selected from the group consisting of one or more of tungsten, aluminum and silicon, S is selected from the group consisting of one or more of nitrogen and oxygen, and B is boron. Also, in such construction R includes at least one element that is not included by Q.

In another aspect, the invention encompasses a method of forming a capacitor. A first capacitor electrode is formed, a diffusion barrier layer is formed proximate the first capacitor electrode, and a dielectric layer is formed to be separated from the first capacitor electrode by the diffusion barrier layer. A second capacitor electrode is formed to be separated from the first electrode by the dielectric layer. The diffusion barrier layer comprises QxRySz wherein Q is a refractory metal, R is selected from the group consisting of tungsten, aluminum and silicon, and S is selected from the group consisting of nitrogen and oxygen; provided that R includes at least one element that is not included by Q. The formation of the diffusion barrier layer comprises depositing the QxRySz and exposing the QxRySz to a nitrogen-containing plasma.

In yet another aspect, the invention encompasses a capacitor construction having a first capacitor electrode comprising QxRySz(B). In such construction, Q is a refractory metal; R is selected from the group consisting of tungsten, aluminum and silicon; S is nitrogen; and B is boron. In such construction, R includes at least one element that is not included by Q.

In yet another aspect, the invention encompasses a capacitor construction comprising a polysilicon-comprising interconnect, a diffusion barrier layer against the polysilicon-comprising interconnect, and a first capacitor electrode separated from the polysilicon-comprising interconnect by the diffusion barrier layer. The diffusion barrier layer comprises QxRySz; wherein Q is a refractory metal, R is selected from the group consisting of tungsten, aluminum and silicon, and S is selected from the group consisting of nitrogen and oxygen. The capacitor construction further comprises a dielectric layer proximate the first capacitor electrode, and a second capacitor electrode separated from the first electrode by the dielectric layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a fragmentary, diagrammatic, sectional view of a semiconductor wafer fragment in accordance with the invention.

FIG. 2 is a diagrammatic, sectional view of an alternate embodiment semiconductor wafer fragment in accordance with the invention.

FIG. 3 is a diagrammatic, sectional view of a second alternate embodiment semiconductor wafer fragment in accordance with the invention.

FIG. 4 is a diagrammatic, sectional view of a third alternate embodiment semiconductor wafer fragment in accordance with the invention.

FIG. 5 is a diagrammatic, sectional view of a fourth alternate embodiment semiconductor wafer fragment in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).

Structures and methods encompassed by the present invention are described with reference to FIGS. 1-3. Referring to FIG. 1, a semiconductor wafer fragment 10 illustrates a capacitor construction 25 encompassed by the present invention. Wafer fragment 10 comprises a substrate 12 having a conductive diffusion area 14 formed therein. Substrate 12 can comprise, for example, monocrystalline silicon. To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

An insulating layer 16, typically borophosphosilicate glass (BPSG), is provided over substrate 12, with a contact opening 18 provided therein to diffusion area 14. A conductive plug 20 fills contact opening 18 to form an electrical interconnect, with the material of plug 20 and oxide layer 16 having been planarized as shown. Plug 20 can comprise any suitable conductive material, such as, for example, tungsten or conductively doped polysilicon. Capacitor construction 25 is provided atop layer 16 and plug 20, and electrically connected to node 14 through plug 20.

Capacitor construction 25 comprises a first capacitor electrode 26 which has been provided and patterned over plug 20. An example and preferred material is conductively doped polysilicon, provided to a thickness of about 1,000 Angstroms for a 256 Mb density. A capacitor dielectric layer 28 is provided over first capacitor electrode 26. Capacitor dielectric layer 28 can comprise, for example, one or both of silicon oxide and silicon nitride. Alternatively, capacitor dielectric layer 28 can comprise Ta2O5, BST or PZT. An exemplary process for depositing a layer 28 comprising Ta2O5 is low pressure chemical vapor deposition at 450 C. using Ta(OC2H5)5 and oxygen as precursors. Ta(OC2H5)5 can be vaporized at 170 C., and introduced into a reactor chamber using argon or another suitable carrier gas. Subsequently, densification can occur by rapid thermal annealing in a dry oxygen atmosphere at a temperature ranging from 700 C. to 900 C. Preferably, if first capacitor electrode 26 comprises polysilicon, a surface of the polysilicon is cleaned by an in situ HF dip prior to provision of Ta2O5. Rapid thermal nitrogen treatment can also be carried out immediately prior to Ta2O5 deposition, such as at 900 C. for 60 seconds in NH3. An exemplary thickness for layer 28 in accordance with 256 Mb integration is 100 Å.

A diffusion barrier layer 30 is provided over dielectric layer 28. In accordance with the present invention, diffusion barrier layer 30 comprises Q, R and S; wherein Q comprises one or more refractory metals, R is selected from the group consisting of one or more of tungsten, aluminum and silicon, and S is selected from the group consisting of one or more of nitrogen and oxygen. The element(s) identified by R include at least one element different than the element(s) identified by Q such that a material represent as QRS is at least a ternary complex. Exemplary refractory metals that can be utilized for Q are metals selected from the group consisting of titanium, tantalum and tungsten. In particular embodiments, Q, R and S are single elements comprised by a compound having the stoichiometry QxRySz. The stoichiometry of QxRySz can be such that z equals 1−(x+y). A conductivity of barrier layer 30 can be adjusted by varying the amount of oxygen and nitrogen for S in compounds comprising Q, R and S. Specifically, if S is nitrogen, the compound QxRySz is electrically conductive. If S is a mixture of nitrogen and oxygen, compounds comprising Q, R and S are less electrically conductive than if S consists of nitrogen. Alternatively, if S consists of oxygen, the compound QxRySz is electrically insulative (or highly resistive).

Barrier layer 30 can be formed by, for example, chemical vapor deposition. For instance, a method of forming TixAlyNz is chemical vapor deposition utilizing TDMAT (Ti[N(CH3)2]4) as a source of titanium, dimethylaminealane as a source of aluminum, and ammonia as a source of nitrogen. The precursor gases are supplied to a substrate which has been heated to a temperature in the range of from approximately 250 C. to about 550 C. to deposit TixAlyNz on the substrate. After the deposition of QxRySz or barrier layer 30, the QxRySz is preferably exposed to a nitrogen-containing plasma to densify the material of layer 30, as well as to reduce carbon incorporated within the material of layer 30. Carbon can become incorporated within the material of layer 30 during chemical vapor deposition if carbon-containing precursors are utilized. The carbon within layer 30 can adversely affect stability of material 30, reducing its ability to function as a barrier layer. Also, in applications in which material 30 is to be conductive, carbon incorporated within the material can adversely increase a resistance of the material. Three different embodiment methods for exposing layer 30 to a nitrogen-containing plasma are discussed below. However, it is to be understood that the discussed methods are provided for exemplary purposes, and not intended to limit the invention except as specifically recited in the claims that follow. Accordingly, it is to be understood that the invention encompasses other embodiments for exposing a material of layer 30 to a nitrogen-containing plasma in addition to those specifically described below.

A first embodiment method for exposing layer 30 to a nitrogen-containing plasma is to place substrate 10 within a reaction chamber, and form a nitrogen-containing plasma from N2 and H2 within the chamber. An exemplary plasma mixture within the chamber comprises from about 10% to about 80% N2, and from about 20% to about 90% H2 (by volume). A pressure within the chamber is maintained at from about 100 mTorr to about 100 Torr, and a temperature of the exposed layer 30 is maintained at from about 100 C. to about 600 C. In addition to the N2 and H2, the plasma mixture can further comprise greater than 0% and less than or equal to about 40% (by volume) argon. Layer 30 is preferably exposed to the plasma for a time of from about 20 seconds to about 180 seconds.

A second embodiment method for exposing layer 30 to a nitrogen-containing plasma is to place layer 30 within a reaction chamber in which a nitrogen-containing plasma is formed from NH3. A temperature of the exposed layer 30 is maintained at from about 100 C. to about 600 C. within the reaction chamber, and a pressure within the chamber is maintained at from about 100 mTorr to about 100 Torr. An exemplary exposure time is from about 20 seconds to about 180 seconds. In addition to the NH3, the plasma mixture can further comprise greater than 0% and less than or equal to about 40% (by volume) argon.

A third embodiment method of exposing layer 30 to a nitrogen-containing plasma is to expose layer 30 to a plasma formed from NH3, in a reaction chamber under conditions wherein a pressure within the chamber is maintained at from about 1 Torr to about 8 atmospheres, and a temperature of the exposed layer 30 is maintained at greater than or equal to about 500 C. An exemplary time for such exposure is from about 1 minute to about 60 minutes.

In addition to the QxRySz, layer 30 can further comprise boron, and can thus comprise a formula of QxRySz(B), wherein B indicates boron. The stoichiometry of QxRySz(B) can be such that z equals 1−(x+y). Incorporation of boron into layer 30 can alleviate oxygen diffusion through layer 30 beyond the extent to which oxygen diffusion is alleviated by QxRySz without boron. Additionally, the incorporation of boron into the QxRySz of layer 30 can reduce the reactivity of the QxRySz with oxygen. Further, the incorporation of boron into the QxRySz of layer 30 can reduce diffusion of halogen atoms (for instance F and Cl) through layer 30. Such halogen atoms can be generated as materials (such as for example, WNx, W or TiN) are deposited proximate or against layer 30.

Several exemplary methods are described below for providing boron within layer 30. However, it is to be understood that the invention is not limited to such exemplary methods, except to the extent that such are specifically recited in the claims that follow.

In a first exemplary method for incorporating boron into layer 30, the QxRySz of layer 30 is exposed to B2H6 at temperature of from about 200 C. to about 600 C., and a pressure of from about 1 Torr to about 5 atmospheres (preferably from about 500 Torr to about 1 atmosphere). The B2H6 is preferably mixed with argon in the ratio of 5% B2H6 to 95% argon (wherein the percentages are by volume). The QxRySz is exposed for a time of from about 10 seconds to about 60 minutes to convert the QxRySz to QxRySz(B), with the B being present at a concentration of from about 0.01% to about 4% (atomic percent).

In alternative embodiments, boron can be incorporated into the QxRySz of layer 30 utilizing the conditions described above, and further comprising exposing one or both of the B2H6 and QxRySz to a plasma during incorporation of the boron into layer 30. The plasma can comprise, for example, a nitrogen-containing plasma such as the exemplary plasmas described above. Accordingly, the incorporation of boron into layer 30 can occur simultaneously with the exposure of QxRySz to a nitrogen-containing plasma. Alternatively, incorporation of boron into layer 30 can occur before or after exposure of the QxRySz to a nitrogen-containing plasma.

In another embodiment method for incorporating boron into the QxRySz of layer 30, substrate 10 can be exposed to B2H6 at a temperature of from about 200 C. to about 600 C., and a pressure of from about 1 Torr to about 5 atmospheres (preferably from about 500 Torr to about 1 atmosphere), and further with the B2H6 exposed to ultraviolet light. The ultraviolet light can encompass any wavelength in the ultraviolet range, and can be generated with a halogen lamp at a power of from about 100 watts to about 4 kilowatts.

After formation of barrier layer 30, a second capacitor electrode 32 is formed over barrier layer 30 to complete construction of capacitor 25. Second capacitor electrode 32 can comprise constructions similar to those discussed above regarding first capacitor electrode 26, and can accordingly comprise, for example, conductively doped polysilicon. Diffusion barrier layer 30 preferably prevents components (such as, for example, tantalum or oxygen) from diffusing from dielectric material 28 and into electrode 32. If, for example, oxygen diffuses into a silicon-comprising electrode 32, it can undesirably form SiO2, which will significantly reduce the capacitance of capacitor 25. Diffusion barrier layer 30 can also prevent diffusion of silicon from metal electrode 32 to dielectric layer 28.

In the discussion above, barrier layer 30 is described as a separate layer from either electrode 32 or barrier layer 28. An alternative description of barrier layer 30 is as a portion of either electrode 32 or dielectric 28. Specifically, if barrier layer 30 is formed to be conductive (i.e., if S is nitrogen) then barrier layer 30 can be considered to be a portion of conductive electrode 32. In other words, electrode 32 can be considered to comprise two distinct layers, with one of the layers comprising the QxRySz, and the other layer not comprising QxRySz. In other embodiments wherein barrier layer 30 is insulative (i.e., embodiments in which S is oxygen), barrier layer 30 can be considered part of dielectric material 28. In such embodiments, it can be considered that dielectric material 28 comprises two distinct layers, with one of the layers comprising QxRySz, and the other layer not comprising QxRySz.

FIG. 2 illustrates an alternate embodiment capacitor construction and method in accordance with the invention. Like numerals from FIG. 1 have been utilized where appropriate, with differences indicated by the suffix “a”. Wafer fragment 10 a comprises a capacitor construction 25 a differing from the first described embodiment in provision of a barrier layer 30 a between first electrode 26 and dielectric layer 28, rather than between dielectric layer 28 and second capacitor electrode 32. Barrier layer 30 a can comprise constructions identical to those discussed above with reference to FIG. 1.

FIG. 3 illustrates yet another alternate embodiment capacitor construction and method. Like numerals from FIG. 1 are utilized where appropriate, with differences being indicated by the suffix “b”, or by different numerals. Wafer fragment 10 b includes a capacitor construction 25 b having the first and second capacitor plates 26 and 32, respectively, of the first described embodiment. However, wafer fragment 10 b differs from wafer fragment 10 of the first described embodiment, in that wafer fragment 10 b comprises a second barrier layer 40 in addition to the barrier layer 30. Barrier layer 40 is provided between first capacitor electrode 26 and dielectric layer 28, whereas barrier layer 30 is between second capacitor electrode 32 and dielectric layer 28. Barrier layer 40 can be formed by methods identical to those discussed above with reference to FIG. 1 for formation of barrier layer 30.

FIG. 4 illustrates another embodiment capacitor construction and method. Like numerals from FIG. 1 are utilized where appropriate, with differences indicated by the suffix “c”, or by different numerals. Wafer fragment 10 c includes a capacitor construction 25 c having first and second capacitor plates 26 and 32, like those of the first-described embodiment. Wafer fragment 10 c further comprises a substrate 12 having an electrical node location 14 provided therein, and an electrical interconnect 20 and extending from node location 14 to first capacitor plate 26. Wafer fragment 10 c differs from wafer fragment 10 (FIG. 1) of the first embodiment in that wafer fragment 10 c comprises a diffusion barrier layer 60 between interconnect 20 and first capacitor plate 26. In exemplary embodiments, interconnect 20 will comprise or consist essentially of conductively doped polysilicon, and capacitor plates 26 and 32 will comprise non-polysilicon materials, such as, for example, W, WNx, Pt, Ru, Ir, RuOx, IrOx, or titanium nitride. Further, in such exemplary embodiments, dielectric layer 28 will comprise one or more of Ta2O5, BST, or PZT. As discussed above in the “Background” section of this disclosure, components of such dielectric materials can problematically diffuse outwardly from the dielectric materials and into other materials proximate the dielectric materials. It is found that diffusion into non-polysilicon materials can be less problematic than diffusion into polysilicon materials. Accordingly, the placement of diffusion barrier layer 60 between a polysilicon-comprising interconnect 20 and first capacitor plate 26 can alleviate or prevent the problematic diffusion of components from dielectric layer 28 into the polysilicon-comprising interconnect. Diffusion of components from dielectric material 28 can be further alleviated utilizing a diffusion barrier layer provided between one or both of the capacitor electrodes (26 and 32) and dielectric barrier layer 28, utilizing methodologies discussed above with reference to FIGS. 1-3. Accordingly, the invention encompasses other embodiments (not shown) wherein diffusion barrier layers are provided both between interconnect 20 and first capacitor electrode 26, and between one or both of electrodes 26 and 32 and barrier layer 28.

Barrier layer 60 can be formed by methods identical to those discussed above with reference to FIG. 1 for formation of barrier layer 30.

Referring to FIG. 5, another alternate embodiment capacitor construction and method are described. Like numerals from FIG. 1 are utilized where appropriate, with differences being indicated by the suffix “d” or by different numerals. Wafer fragment 10 d includes a capacitor construction 25 d that is formed into a container-type shape. Specifically, wafer fragment 10 d comprises an insulative material 16 d having a widened opening 68 provided therein and over interconnect 20. Widened opening 68 can be formed by conventional methods. Capacitor construction 25 d is formed within widened opening 68, and comprises a diffusion barrier layer 70, a first capacitor electrode 26 d, a dielectric layer 28 d, and a second capacitor electrode 32 d. Diffusion barrier layer 70, first capacitor electrode 26 d, dielectric layer 28 d, and second capacitor electrode 32 d can comprise materials identical to those discussed above with reference to FIG. 1 as being incorporated within diffusion barrier layer 30, first capacitor electrode 26, dielectric layer 28 and second capacitor electrode 32, respectively. Capacitor 25 d, like the above-discussed capacitor 25 c (FIG. 4) comprises a diffusion barrier layer between a first capacitor electrode and a conductive interconnect. Accordingly, the descriptions of the utility of diffusion barrier layer 60 (FIG. 4) apply also to diffusion barrier layer 70 of FIG. 5.

In the above-described embodiments, the materials QxRySz and QxRySz(B) are described with application to capacitor constructions. It is to be understood, however, that the shown capacitor constructions are merely exemplary semiconductor circuit structures which can incorporate the material QxRySz(B). Accordingly, this disclosure is not to be limited to incorporation of such material into capacitor constructions, except to the extent that such is expressly indicated in the claims that follow. Other semiconductor circuit structures that can incorporate QxRySz and/or QxRySz(B) are, for example, resistors. A level of resistance can be adjusted by adjusting the relative concentrations of Q, R, S and/or B. For instance, if S is nitrogen, the resistors will have a higher conductance than if S is oxygen, or a mixture of oxygen and nitrogen. The level of resistance can also be adjusted by treating the QxRySz and/or QxRySz(B) with a nitrogen-containing plasma. Longer plasma treatments can result in QxRySz and/or QxRySz(B) materials having less carbon, and thus lower resistance.

Another utilization of QxRySz and QxRySz(B) materials of the present invention is as barrier layers between, for example, insulative materials (such as, for example, BPSG or silicon dioxide) and metal-comprising conductive materials of, for example, conductive lines. Such barrier layers can alleviate reaction of, for example, oxygen from the insulative materials with metals of the conductive lines. As oxidation of the metals of the conductive lines can reduce conductance, the barrier layers can improve performance of conductive lines relative to lines formed directly against insulative materials.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4796077Aug 11, 1987Jan 3, 1989Hitachi, Ltd.Electrical insulating, sintered aluminum nitride body having a high thermal conductivity and process for preparing the same
US5109260 *Aug 8, 1990Apr 28, 1992Seikosha Co., Ltd.Silicon thin film transistor and method for producing the same
US5170242 *May 10, 1991Dec 8, 1992Ramtron CorporationReaction barrier for a multilayer structure in an integrated circuit
US5346600Aug 14, 1992Sep 13, 1994Hughes Aircraft CompanyPlasma-enhanced magnetron-sputtered deposition of materials
US5508953May 16, 1994Apr 16, 1996Texas Instruments IncorporatedCapacitor, electrode structure, and semiconductor memory device
US5571572Jun 30, 1994Nov 5, 1996Micron Technology, Inc.Method of depositing titanium carbonitride films on semiconductor wafers
US5654222May 17, 1995Aug 5, 1997Micron Technology, Inc.Method for forming a capacitor with electrically interconnected construction
US5661115Jul 24, 1995Aug 26, 1997Micron Technology, Inc.Method of reducing carbon incorporation into films produced by chemical vapor deposition involving organic precursor compounds
US5663088May 19, 1995Sep 2, 1997Micron Technology, Inc.Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer
US5747116Jan 16, 1996May 5, 1998Micron Technology, Inc.Method of forming an electrical contact to a silicon substrate
US5760474Jul 9, 1996Jun 2, 1998Micron Technology, Inc.Capacitor, integrated circuitry, diffusion barriers, and method for forming an electrically conductive diffusion barrier
US5773363Jun 13, 1996Jun 30, 1998Micron Technology, Inc.Semiconductor processing method of making electrical contact to a node
US5851896Jun 7, 1995Dec 22, 1998Texas Instruments IncorporatedConductive exotic-nitride barrier layer for high-dielectric-constant material electrodes
US5910880Aug 20, 1997Jun 8, 1999Micron Technology, Inc.Semiconductor circuit components and capacitors
US5977636Jan 17, 1997Nov 2, 1999Micron Technology, Inc.Method of forming an electrically conductive contact plug, method of forming a reactive or diffusion barrier layer over a substrate, integrated circuitry, and method of forming a layer of titanium boride
US6017789Jun 24, 1997Jan 25, 2000Micron Technology, Inc.Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a b. Ta.su2 O5 dielectric layer with amorphous diffusion barrier layer
US6025269Oct 15, 1996Feb 15, 2000Micron Technology, Inc.Method for depositioning a substantially void-free aluminum film over a refractory metal nitride layer
US6071560Sep 12, 1997Jun 6, 2000Balzers AktiengesellschaftTool with tool body and protective layer system
US6096597Jan 28, 1998Aug 1, 2000Texas Instruments IncorporatedMethod for fabricating an integrated circuit structure
US6110571Jun 24, 1997Aug 29, 2000Sumitomo Metal Mining Co., Ltd.Duplex coated steel composite products and method of manufacturing them
US6133636Dec 7, 1998Oct 17, 2000Micron Technology, Inc.Tantalum-aluminum-nitrogen material for semiconductor devices
US6171970Jan 27, 1999Jan 9, 2001Texas Instruments IncorporatedMethod for forming high-density integrated circuit capacitors
US6211035Sep 9, 1999Apr 3, 2001Texas Instruments IncorporatedIntegrated circuit and method
US6218258Nov 13, 1998Apr 17, 2001Hyundai Electronics Industries Co., Ltd.Method for fabricating semiconductor device including capacitor with improved bottom electrode
US6238932Jan 14, 1999May 29, 2001Texas Instruments IncorporatedMethod for fabricating reliable multilayer bottom electrode for ferroelectric capacitors
US6387748 *Feb 16, 1999May 14, 2002Micron Technology, Inc.Semiconductor circuit constructions, capacitor constructions, and methods of forming semiconductor circuit constructions and capacitor constructions
EP0725428A2Dec 22, 1995Aug 7, 1996International Business Machines CorporationThin film multi-layer oxygen diffusion barrier consisting of aluminum on refractory metal
EP0847083A2Aug 19, 1997Jun 10, 1998Samsung Electronics Co., Ltd.A method for manufacturing a capacitor for a semiconductor device
GB2320725A Title not available
Non-Patent Citations
Reference
1U.S. patent application Ser. No. 07/922,190, Sandhu et al., (Now Abandoned).
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8925163Oct 13, 2011Jan 6, 2015Teknologian Tutkimuskeskus VttMethod of manufacturing laterally coupled BAW thin films
US8950057 *Sep 14, 2007Feb 10, 2015Valtion Teknillinen TutkimuskeskusParallel-plate structure fabrication method
Classifications
U.S. Classification438/785, 257/E21.021, 257/E21.01, 257/E21.168
International ClassificationH01L21/768, H01L21/285, H01L21/02
Cooperative ClassificationH01L28/75, H01L28/55, H01L21/7687, H01L21/76862, H01L21/28568, H01L28/56, H01L21/76856
European ClassificationH01L28/75, H01L28/56, H01L21/768C3D2B, H01L21/768C3D4B, H01L21/768C3K, H01L28/55
Legal Events
DateCodeEventDescription
Apr 5, 2005CCCertificate of correction
Feb 1, 2008FPAYFee payment
Year of fee payment: 4
Oct 29, 2009ASAssignment
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023438/0614
Effective date: 20090609
Sep 21, 2011FPAYFee payment
Year of fee payment: 8
Jan 10, 2012ASAssignment
Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196
Effective date: 20111223
Owner name: ROYAL BANK OF CANADA, CANADA
Mar 13, 2014ASAssignment
Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638
Effective date: 20140101
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,
Aug 7, 2014ASAssignment
Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,
Effective date: 20140611
Owner name: CONVERSANT IP N.B. 868 INC., CANADA
Effective date: 20140611
Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344
Owner name: CONVERSANT IP N.B. 276 INC., CANADA
Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344
Effective date: 20140611
Sep 3, 2014ASAssignment
Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,
Effective date: 20140820
Sep 9, 2014ASAssignment
Effective date: 20140611
Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA
Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367
Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA
Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367
Effective date: 20140611