|Publication number||US6792365 B2|
|Application number||US 09/928,032|
|Publication date||Sep 14, 2004|
|Filing date||Aug 10, 2001|
|Priority date||Aug 10, 2001|
|Also published as||US6996484, US7440860, US20030033101, US20050014327, US20050277210|
|Publication number||09928032, 928032, US 6792365 B2, US 6792365B2, US-B2-6792365, US6792365 B2, US6792365B2|
|Inventors||James S. Raitter|
|Original Assignee||Micron Technology, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (40), Referenced by (17), Classifications (21), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
Field of the Invention: The current invention relates generally to marking semiconductor dice having integrated circuits (ICs) and, more specifically, to a system for uniquely marking exterior surfaces of semiconductor dice in lots.
State of the Art: In conventional semiconductor device fabrication processes, a number of distinct semiconductor devices, such as memory chips or microprocessors, are fabricated on a semiconductor substrate, such as a silicon wafer. Each semiconductor wafer has a plurality of integrated circuit semiconductor dice (IC) arranged in rows and columns with the periphery of each IC being substantially rectangular or square. After the desired structures, circuitry, and other features of each of the semiconductor devices have been fabricated upon the semiconductor substrate, the substrate is typically singulated to separate the individual semiconductor devices from one another.
While semiconductor dice may carry information on the active surface thereof regarding the manufacturer, specifications, etc., such information cannot be easily read without the use of optical devices. Therefore, subsequent to the wafer dicing process, individual semiconductor dice are commonly subjected to a marking process wherein various easily read information is placed on the backside or inactive side of the semiconductor die for purposes of corporate identity, product differentiation and counterfeit protection.
Currently, the preferred method of marking packaged semiconductor dice is using a laser beam. Lasers are used to mark semiconductor dice with a manufacturer's logo, as well as alphanumeric marks and bar codes specifying the company's name, a part or serial number, or other information such as lot or die location. In particular, lasers have become especially useful in marking high volume production items such as bare or packaged semiconductor dice. The high speed and precision of laser marking makes their use highly desirable for high throughput automated processes. Unlike the previously utilized technique of ink stamping, laser marking is very fast, requires no curing time, produces a consistently high quality mark, and can take place at any point in the manufacturing process.
Traditionally, semiconductor devices are marked as a group of 25 to as many as 50 devices having similar parameters. Singulated semiconductor devices are characterized for compliance with certain criteria in order to determine their suitability, or lack thereof, for different potential uses. For example, devices may be separated based on operating speed wherein devices performing above a particular speed are placed in one group while devices functioning at a slower speed are placed into a different group. Carriers such as tubular magazines or bins 200 can be used to physically separate groups of devices 250 (FIG. 3). However, these carriers are unsuitable for recently developed semiconductor packages that are much-reduced in size, thickness and dimensions of individual features, such as leads for external connection to higher-level packaging.
One example of such state-of-the-art semiconductor device packages is a thin plastic package configuration identified as a Thin Small Outline Package, or TSOP. Another example is a Thin Quad Flat Pack, or TQFP. By way of comparison, such packages are dimensioned with a total package thickness, excluding lead fingers, of less than about one-half the thickness of a conventional plastic Small Outline J-lead package, or SOJ. These newer semiconductor device packages, with their smaller dimensions and more fragile components, are much more susceptible to inadvertent damage in handling than prior package designs and, at best, are only marginally robust enough for handling in tubular magazines. As a result, the industry has gravitated to processing such relatively delicate semiconductor packages in batches carried in recesses of rectangular trays, one example of which are so-called JEDEC trays 100 (FIG. 1). Other, even smaller semiconductor packages under current development and most recently introduced to the market include so-called “chip scale” semiconductor packages. These packages, having dimensions approximating those of a bare semiconductor die itself and employing extremely minute external connection elements, also are desirably handled in trays.
As stated, groups or lots of semiconductor devices or bare semiconductor dice consist of a particular device type and are selected to meet customer or industry standard specification. After sorting, semiconductor dice are typically marked as a group such that all semiconductor dice receive the same mark. Semiconductor dice generally undergo an array of testing during the manufacturing process and groups of semiconductor dice can be tracked through the fabrication, probe, assembly and test steps. However, this so-called lot-based manufacturing has several limitations including that it is inefficient, expensive, unreliable and impossible to achieve truly unique marking of semiconductor devices.
As a lot of semiconductor dice bearing the same identification number passes through manufacturing, data associated with the lot is generated and stored in association with the lot number. It is critical to track all semiconductor dice individually in a particular order so that test results can be correlated with the proper die. However, manufacturers must balance the benefit of identifying problems within individual semiconductor dice with the fact that maximum efficiency is achieved when a large number of semiconductor dice are tested in succession and problems are addressed only after the testing is complete. Accordingly, semiconductor dice are tested and results are recorded sequentially. To maintain accurate results, semiconductor dice must be placed and stored in carrier tubes in the identical order. The potential for error in lot-based manufacturing is very high as one misplaced semiconductor die or carrier results in inaccurate data association.
U.S. Pat. No. 5,856,923 to Jones et al. discloses a method of continuous nonlot-based integrated circuit manufacturing. In this process, each device from a mixed lot is provided either a substantially unique fuse ID code or marked on the lead frame with a substantially unique ID code (U.S. Pat. No. 6,049,624 Wilson et al.). The devices are processed and process-related data is generated for each individual device. Data relating to the particular device, rather than the entire lot, is stored in association with the substantially unique ID code.
U.S. Pat. No. 6,049,624 to Wilson et al. further discloses marking carrier trays or storage shelves with an ID code and storing the carrier tray ID code in association with the ID code for semiconductor dice. Semiconductor dice can be retrieved by lot number from the shelves or carrier trays.
It would be an improvement in the art to develop a technique of in-tray mapping and sequential unique marking of packaged semiconductor devices or bare semiconductor dice that eliminates the need for them to be pre-sorted.
One embodiment of the present invention includes a method of sequential unique marking comprising providing a multi-die handling device with a plurality of packaged semiconductor devices or bare semiconductor dice therein, reading an ID code on the multi-die handling device, retrieving a tray map file corresponding to the ID code, determining a tray matrix of the multi-die handling device, retrieving data from the tray map file, the data comprising unique characters correlating to each semiconductor device or semiconductor die of the plurality of semiconductor devices or semiconductor dice and marking each semiconductor device or semiconductor die with the data.
Another embodiment of the present invention includes a method of culling semiconductor devices or bare semiconductor dice from a reject bin. The method includes retrieving a plurality of semiconductor devices or bare semiconductor dice from a reject bin, providing a plurality of multi-die handling devices having a plurality of pocket locations and assigning each multi-die handling device an ID code. Each semiconductor device or bare semiconductor die is placed in a pocket location of the plurality of pocket locations. The semiconductor devices or bare semiconductor dice are tested and a tray map file comprising test data is generated. The tray map file is stored in association with the ID code of the multi-die handling device. The method further includes reading the ID code on a multi-die handling device, retrieving the tray map file corresponding to the ID code, determining a tray matrix of the multi-die handling device, retrieving unique test data from the tray map file and marking each semiconductor device or bare semiconductor die of said plurality of semiconductor devices or bare semiconductor dice with the corresponding test data.
FIG. 1 illustrates a common JEDEC tray for carrying multiple devices;
FIG. 2 is a flow chart of sequential unique marking of the present invention; and
FIG. 3 illustrates a perspective view of a tray shuttle including a magazine carrier.
Tray mapping is the logical assignment of pocket locations within the boundaries of a multi-die handling device, such as a JEDEC tray 100 shown in drawing FIG. 1. The purpose of tray mapping is to establish a correlation between the location of devices in a tray and the tray itself. This positional relationship of devices in a tray is important as it directly relates to test result data created by in-tray test equipment.
As shown in drawing FIG. 1, a JEDEC tray 100 consists of pocket locations 110 in rows and columns (X and Y-axis coordinates). Each pocket location 110 is assigned a unique coordinate number based on its X and Y-axis coordinates. In the example shown, pocket locations 110 receive a unique whole number (i.e., 1.0,2.0,3.0) corresponding to its location along the X axis and a unique fractional number (i.e., 0.1, 0.2, 0.3) corresponding to its location along the Y axis. While the current invention is described using a JEDEC tray 100, it will be understood by those of skill in the art that the invention is applicable to any multi-die handling device including multi-die handling devices having vertical carrier capabilities (e.g., a multi-die handling device that can store dice along X, Y and Z coordinates). Further, as used herein, the terns “tray,” “carrier” and “multi-die handling device” are used interchangeably.
It will be further understood by those having skill in the field of this invention that the present invention is applicable to any IC device, including Dynamic Random Access Memory (DRAM) IC's, Static Random Access Memory (SRAM) IC's, Synchronous DRAM (SDRAM) IC's, processor IC's, Single In-Line Memory Modules (SIMM's), Dual In-Line Memory Modules (DIMM's), and other Multi-Chip Modules (MCM's).
The presently claimed invention includes a method of quickly placing unique characters, as well as non-unique characters, on every semiconductor device in a tray matrix. Preferably, semiconductor devices are marked by a laser having a six-inch mark field which allows a standard JEDEC tray 100 to be marked in half the amount of time. Examples of unique characters include, but are not limited to, test data extracted from a tray map file, for example, four characters [2 bytes in Hex (FAFA)] may represent test data unique to each semiconductor device in the tray.
Examples of non-unique characters include, but are not limited to, semiconductor device data (dynamic objects) and graphics (static objects) common to all the semiconductor devices in the tray. Further examples of non-unique characters include, but are not limited to, date code, semiconductor device type, country code, and company logo.
A tray map file, according to the present invention, may include a file including test data collected during in-tray testing of semiconductor dice. By way of example, semiconductor devices that do not meet specific criteria during initial processing are often discarded into reject bins and certain manufacturers are increasingly relying upon salvaging semiconductor devices from reject bins. All of the previously rejected semiconductor devices must be tested to characterize the devices and determine their suitability for use. Preferably, these semiconductor devices, from mixed lots and with unknown parameters, are placed in a multi-die handling device and tested “in-tray.” Test results are preferably stored as data in a tray map file wherein the data is stored in association with a particular pocket location. Each carrier or multi-die handling device is assigned an optically readable ID code and the tray map file is stored in association with the ID code.
Illustrated in drawing FIG. 2 is a flow-chart of sequential unique marking of the current invention. The process of sequential unique marking can take place either before or after packaging of semiconductor dice. In step 10, the optically readable ID code, or barcode, on the multi-die handling device or tray is read and the corresponding tray map file is retrieved. The tray matrix and the number of cells, or pocket locations, are determined in step 20. For example, in the JEDEC tray 100 shown in drawing FIG. 1, the matrix includes rows and columns as shown by the X-axis and Y-axis. The number of cells is equal to the number of rows times the number of columns Those skilled in the art will appreciate that the step of determining the tray matrix may include a third
Data from the tray map file is retrieved in step 30. As stated above, the tray map file preferably includes the results, or device parameters, of in-tray testing. The device in the current cell is marked with the tray map data in step 40. Various laser marking methods are known in the art. The methods of efficiently laser marking singulated semiconductor devices as described in U.S. Pat. Nos. 5,986,235 and 5,937,270, and assigned to the assignee of the presently claimed invention, are incorporated herein by this reference. Further, U.S. Pat. No. 6,417,484, assigned to the assignee of the present invention and hereby incorporated herein by this reference, discloses a laser marking system for dice carried in trays and method of operation.
After the semiconductor device is marked, it is determined whether the current cell is the last cell on the tray in step 50. If there is another cell on the tray, the process moves to the next cell on the tray in step 60 and steps 30 through 50 are repeated. When the last cell on the tray is reached, it is determined whether any other trays exist in step 70. If additional trays are present, steps 10 through 50 are repeated. When the last tray is reached, sequential unique marking is complete 90.
At the end of the process described, all of the semiconductor devices in a multi-die handling device receive sequential unique markings using one mark command. One advantage of the present invention is the elimination of the need to pre-sort devices before marking. By marking devices with test data, preferably related to device parameters, truly unique marking is achieved. Further, the presently claimed invention creates a “virtual binning” of devices, wherein the parameters of each semiconductor device are known and associated with a specific location within a multi-die handling device.
Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions and modifications to the invention as disclosed herein which fall within the meaning and scope of the claims are to be embraced thereby.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4027246||Mar 26, 1976||May 31, 1977||International Business Machines Corporation||Automated integrated circuit manufacturing system|
|US4454413 *||Feb 19, 1982||Jun 12, 1984||Precision Monolithics, Inc.||Apparatus for tracking integrated circuit devices|
|US4510673||Jun 23, 1983||Apr 16, 1985||International Business Machines Corporation||Laser written chip identification method|
|US4985988 *||Nov 3, 1989||Jan 22, 1991||Motorola, Inc.||Method for assembling, testing, and packaging integrated circuits|
|US5003251||Sep 12, 1989||Mar 26, 1991||Grumman Aerospace Corporation||Bar code reader for printed circuit board|
|US5043657||Jul 13, 1990||Aug 27, 1991||Analog Devices, Incorporated||Marking techniques for identifying integrated circuit parts at the time of testing|
|US5118369||Aug 23, 1990||Jun 2, 1992||Colorcode Unlimited Corporation||Microlabelling system and process for making microlabels|
|US5173766 *||Jun 25, 1990||Dec 22, 1992||Lsi Logic Corporation||Semiconductor device package and method of making such a package|
|US5175774||Oct 16, 1990||Dec 29, 1992||Micron Technology, Inc.||Semiconductor wafer marking for identification during processing|
|US5197650||Apr 2, 1992||Mar 30, 1993||Sharp Kabushiki Kaisha||Die bonding apparatus|
|US5256578 *||Dec 23, 1991||Oct 26, 1993||Motorola, Inc.||Integral semiconductor wafer map recording|
|US5289113||Aug 1, 1989||Feb 22, 1994||Analog Devices, Inc.||PROM for integrated circuit identification and testing|
|US5294812||Mar 26, 1993||Mar 15, 1994||Kabushiki Kaisha Toshiba||Semiconductor device having identification region for carrying out failure analysis|
|US5301143||Dec 31, 1992||Apr 5, 1994||Micron Semiconductor, Inc.||Method for identifying a semiconductor die using an IC with programmable links|
|US5360747||Jun 10, 1993||Nov 1, 1994||Xilinx, Inc.||Method of reducing dice testing with on-chip identification|
|US5448488||Feb 25, 1994||Sep 5, 1995||Sony Corporation||Computer-controlled individual chip management system for processing wafers|
|US5654204 *||Jul 20, 1994||Aug 5, 1997||Anderson; James C.||Die sorter|
|US5801067||Sep 5, 1995||Sep 1, 1998||Ronald Shaw||Method for recording and identifying integrated circuit chips and the like|
|US5805472 *||Feb 24, 1997||Sep 8, 1998||Kabushiki Kaisha Toshiba||Test handler for semiconductor devices|
|US5834838 *||Dec 16, 1996||Nov 10, 1998||Anderson; James C.||Pin array set-up device|
|US5844803||Feb 17, 1997||Dec 1, 1998||Micron Technology, Inc.||Method of sorting a group of integrated circuit devices for those devices requiring special testing|
|US5856923 *||Mar 24, 1997||Jan 5, 1999||Micron Technology, Inc.||Method for continuous, non lot-based integrated circuit manufacturing|
|US5907492||Jun 6, 1997||May 25, 1999||Micron Technology, Inc.||Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to select procedures the IC's will undergo, such as additional repairs|
|US5915231||Feb 26, 1997||Jun 22, 1999||Micron Technology, Inc.||Method in an integrated circuit (IC) manufacturing process for identifying and redirecting IC's mis-processed during their manufacture|
|US5927512 *||Jan 17, 1997||Jul 27, 1999||Micron Technology, Inc.||Method for sorting integrated circuit devices|
|US5937270 *||Jan 24, 1996||Aug 10, 1999||Micron Electronics, Inc.||Method of efficiently laser marking singulated semiconductor devices|
|US5986235||Jul 21, 1997||Nov 16, 1999||Micron Electronics, Inc.||Method of efficiently laser marking singulated semiconductor devices|
|US6015722 *||Aug 6, 1999||Jan 18, 2000||Gore Enterprise Holdings, Inc.||Method for assembling an integrated circuit chip package having an underfill material between a chip and a substrate|
|US6049624||Feb 20, 1998||Apr 11, 2000||Micron Technology, Inc.||Non-lot based method for assembling integrated circuit devices|
|US6100486||Aug 13, 1998||Aug 8, 2000||Micron Technology, Inc.||Method for sorting integrated circuit devices|
|US6122563||Sep 2, 1998||Sep 19, 2000||Micron Technology, Inc.||Method of sorting a group of integrated circuit devices for those devices requiring special testing|
|US6136137 *||Jul 6, 1998||Oct 24, 2000||Micron Technology, Inc.||System and method for dicing semiconductor components|
|US6226394 *||Nov 16, 1999||May 1, 2001||Micron Tecnology, Inc.||Non-lot based method for assembling integrated circuit devices|
|US6227373 *||Jul 7, 1998||May 8, 2001||Delta Design, Inc.||Electronic device handling system and method|
|US6230896 *||May 31, 2000||May 15, 2001||Advanced Micro Devices, Inc.||Universal shipping tray|
|US6274395 *||Dec 23, 1999||Aug 14, 2001||Lsi Logic Corporation||Method and apparatus for maintaining test data during fabrication of a semiconductor wafer|
|US6417484||Dec 21, 1998||Jul 9, 2002||Micron Electronics, Inc.||Laser marking system for dice carried in trays and method of operation|
|US6449531 *||Aug 25, 2000||Sep 10, 2002||Advanced Micro Devices, Inc.||System for batching integrated circuits in trays|
|US20020057963 *||Nov 1, 2001||May 16, 2002||Peterson Darin L.||Methods and apparatus for retaining a tray stack having a plurality of trays for carrying microelectronic devices|
|US20020066694 *||Mar 1, 2001||Jun 6, 2002||Soh Swee Chuan||Tray for storing semiconductor chips|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7276396 *||Oct 6, 2004||Oct 2, 2007||Intel Corporation||Die handling system|
|US7343214||Oct 12, 2005||Mar 11, 2008||Applied Materials, Inc.||Die-level traceability mechanism for semiconductor assembly and test facility|
|US7440860 *||Aug 12, 2005||Oct 21, 2008||Micron Technology, Inc.||Sequential unique marking|
|US7809987 *||Dec 2, 2005||Oct 5, 2010||Texas Instruments Incorporated||Accepting link ID upon supplied and sampled bits matching|
|US8055947 *||Aug 31, 2010||Nov 8, 2011||Texas Instruments Incorporated||Comparing supplied and sampled link ID bits on TMS lead|
|US8259484||Apr 27, 2010||Sep 4, 2012||Macronix International Co., Ltd.||3D chip selection for shared input packages|
|US9559113||May 1, 2014||Jan 31, 2017||Macronix International Co., Ltd.||SSL/GSL gate oxide in 3D vertical channel NAND|
|US20040015335 *||Mar 4, 2003||Jan 22, 2004||Applied Materials Israel Ltd.||Method, system and medium for controlling manufacturing process using adaptive models based on empirical data|
|US20050277210 *||Aug 12, 2005||Dec 15, 2005||Raitter James S||Sequential unique marking|
|US20060073632 *||Oct 6, 2004||Apr 6, 2006||Garcia Jason A||Die handling system|
|US20060085089 *||Oct 12, 2005||Apr 20, 2006||Applied Materials, Inc.||Die-level traceability mechanism for semiconductor assembly and test facility|
|US20060156070 *||Dec 2, 2005||Jul 13, 2006||Texas Instruments Incorporated||Locating and labeling device in a multi drop configuration|
|US20080071413 *||Oct 31, 2007||Mar 20, 2008||Koh Horne L||Die-level traceability mechanism for semiconductor assembly and test facility|
|US20080177408 *||Dec 20, 2007||Jul 24, 2008||Yuri Kokotov||Method, system and medium for controlling manufacturing process using adaptive models based on empirical data|
|US20100332903 *||Aug 31, 2010||Dec 30, 2010||Texas Instruments Incorporated||Locating and labeling device in a multi drop configuration|
|US20110157951 *||Apr 27, 2010||Jun 30, 2011||Marconix International Co., Ltd.||3d chip selection for shared input packages|
|US20160254228 *||May 3, 2016||Sep 1, 2016||Renesas Electronics Corporation||Method of manufacturing semiconductor device|
|U.S. Classification||702/81, 382/145, 257/E23.179|
|International Classification||H01L23/544, H01L21/66, G01R31/28, G01R31/26, H01L21/00|
|Cooperative Classification||H01L21/67294, H01L2924/0002, H01L2223/5448, H01L2221/68313, H01L2223/54473, H01L22/20, H01L2223/54433, H01L23/544, G01R31/2893, H01L2223/54486|
|European Classification||H01L22/20, H01L21/67S8H, H01L23/544|
|Aug 10, 2001||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAITTER, JAMES S.;REEL/FRAME:012074/0612
Effective date: 20010730
|Nov 6, 2007||CC||Certificate of correction|
|Feb 15, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Sep 22, 2011||FPAY||Fee payment|
Year of fee payment: 8
|Apr 22, 2016||REMI||Maintenance fee reminder mailed|
|Sep 14, 2016||LAPS||Lapse for failure to pay maintenance fees|
|Nov 1, 2016||FP||Expired due to failure to pay maintenance fee|
Effective date: 20160914