Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6820163 B1
Publication typeGrant
Application numberUS 09/666,489
Publication dateNov 16, 2004
Filing dateSep 18, 2000
Priority dateSep 18, 2000
Fee statusPaid
Publication number09666489, 666489, US 6820163 B1, US 6820163B1, US-B1-6820163, US6820163 B1, US6820163B1
InventorsJames A. McCall, Randy M. Bonella, John B. Halbert, Jim M. Dodd, Chung Lam
Original AssigneeIntel Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Buffering data transfer between a chipset and memory modules
US 6820163 B1
Abstract
Buffering data transfer between a chipset and memory modules is disclosed. The disclosure includes providing and configuring at least one buffer. The buffers are provided in an interface between a chipset and memory modules. The buffers allow the interface to be split into first and second sub-interfaces. The first sub-interface is between the chipset and the at least one buffer. The second sub-interface is between the at least one buffer and the memory modules. The buffers are then configured to properly latch the data being transferred between the chipset and the memory modules. The first and second sub-interfaces operate independently but in synchronization with each other.
Images(6)
Previous page
Next page
Claims(21)
What is claimed is:
1. A method, comprising:
providing at least one buffer in an interface between a chipset and memory modules, said at least one buffer allowing the interface to be split into first and second sub-interfaces, where the first sub-interface is between the chipset and the at least one buffer, and the second sub-interface is between the at least one buffer and the memory modules; and
configuring said at least one buffer to properly latch the data being transferred between the chipset and the memory modules, such that the first and second sub-interfaces operate independently but in synchronization with each other.
2. The method of claim 1, wherein said providing said at least one buffer isolates the first and second sub-interfaces in such a manner that the first sub-interface is operated at different voltage level than the second sub-interface.
3. The method of claim 2, wherein an operating voltage level of said first sub-interface is less than 1.0 volt.
4. The method of claim 2, wherein an operating voltage level of said second sub-interface is between 1.2 and 1.8 volts.
5. The method of claim 1, wherein said providing said at least one buffer isolates the first and second sub-interfaces in such a manner that the first sub-interface is operated at higher frequency than the second sub-interface.
6. The method of claim 5, wherein said first sub-interface is operated at twice the frequency of the second sub-interface.
7. The method of claim 6, wherein a number of data lines in said first sub-interface is half that of a number of data lines in said second sub-interface.
8. The method of claim 1, wherein said at least one buffer are provided on a same memory board as the memory modules corresponding to said at least one buffer.
9. The method of claim 1, wherein said chipset is provided on a motherboard.
10. The method of claim 1, wherein said interface between the chipset and the memory modules is a multidrop bus.
11. The method of claim 1, wherein each of said memory modules includes dynamic random access memory (DRAM).
12. The method of claim 1, wherein each of said memory modules includes double data rate (DDR) DRAM.
13. The method of claim 1, wherein each of said memory modules includes quad data rate (QDR) DRAM.
14. A method, comprising:
providing at least one buffer in an interface between a chipset and memory modules, said at least one buffer allowing the interface to be split into first and second sub-interfaces, where the first sub-interface is between the chipset and the at least one buffer, and the second sub-interface is between the at least one buffer and the memory modules, said at least one buffer isolates the first and second sub-interfaces in such a manner that the first sub-interface is operated at different voltage level than the second sub-interface, and the first sub-interface is operated at higher frequency than the second sub-interface; and
configuring said at least one buffer to properly latch the data being transferred between the chipset and the memory modules, such that the first and second sub-interfaces operate independently but in synchronization with each other.
15. A method, comprising:
isolating a memory interface between a chipset and memory modules, where said isolating divides the memory interface into first and second sub-interfaces; and
configuring said first and second sub-interfaces to properly transfer data between the chipset and the memory modules, such that the first and second sub-interfaces operate independently but in synchronization with each other,
wherein said first and second sub-interfaces are configured in such a manner that the first sub-interface is operated at different voltage level and at higher frequency than the second sub-interface.
16. The method of claim 15, wherein an operating voltage level of said first sub-interface is less than 1.0 volt, and an operating voltage level of said second sub-interface is between 1.2 and 1.8 volts.
17. The method of claim 15, wherein said first sub-interface is operated at twice the frequency of the second sub-interface, and a number of data lines in said first sub-interface is half that of a number of data lines in said second sub-interface.
18. A system, comprising:
a memory interface between a chipset and at least one memory module; and
at least one buffer disposed in said memory interface to divide said memory interface into first and second sub-interfaces,
where said first and second sub-interfaces are configured in such a manner that the first sub-interface is operated at different voltage level and at higher frequency than the second sub-interface.
19. The system of claim 18, wherein an operating voltage level of said first sub-interface is less than 1.0 volt, and an operating voltage level of said second sub-interface is between 1.2 and 1.8 volts.
20. The system of claim 18, wherein said first sub-interface is operated at twice the frequency of the second sub-interface.
21. The system of claim 20, wherein a number of data lines in said first sub-interface is half that of a number of data lines in said second sub-interface.
Description
BACKGROUND

The present disclosure relates to providing data buffers in an interface between a chipset and memory modules.

Computer systems often contain one or more integrated circuit (IC) chips that are coupled to memory modules using a memory interface. These IC chips may be controllers referred to as chipsets. The memory interface provides communication between the IC chipset (e.g. the CPU) and the memory modules. The memory interface may contain address bus lines, command signal lines, and data bus lines. Increasing demand for higher computer performance and capacity has resulted in a demand for a larger and faster memory. However, as the operating speed and the number of memory modules connected to the chipset increase, the increased capacitive loading may place substantial limit on the amount and speed of memory.

Prior art designs, such as a registered dual in-line memory module (DIMM), have addressed the above-described difficulties by providing an address/command buffer in the address bus lines and the command signal lines to relieve the capacitive loading effects. Karabatsos (U.S. Pat. No. 5,953,215) describes a loading relief design for the data bus lines by providing FET switches in the interface between the chipset and the memory modules.

BRIEF DESCRIPTION OF THE DRAWINGS

Different aspects of the disclosure will be described in reference to the accompanying drawings wherein:

FIG. 1 shows a prior art design of an interface between a chipset and memory modules;

FIG. 2 illustrates an embodiment of an interface having a plurality of data buffers disposed between the chipset and the memory modules;

FIG. 3 shows a layout configuration of a data buffer;

FIG. 4 is a front view of the interface showing the details of memory boards having the memory modules; and

FIG. 5 shows a process for buffering the data passed between the chipset and the memory modules.

DETAILED DESCRIPTION

The inventors of the present disclosure recognized that none of the prior art designs offer isolation of supply voltages and interfaces coupled to the chipset and the memory modules. Buffering the address and command lines relieves the capacitive loading effects, while providing the FET switches in the data lines offers a loading relief on those lines. However, neither design provides electrical isolation between the chipset and the memory data.

The differences in fabrication process between the chipset and the memory modules place additional burdens on the computer system design. For example, oxides on a memory chip are designed to be thick to provide capacitors with good retention characteristic. Thick oxides also keep leakage current low. However, a higher voltage (on the order of about 1.2 to 1.8 volts) must be supplied to build conducting channels beneath the oxides. The Central Processing Unit (CPU) or application-specific integrated circuit (ASIC) design fabrication process on the chipset side, on the other hand, promotes thinner oxides providing faster transistors. Therefore, the chipset may be operated at a lower voltage, typically less than 1.0 volt.

The present disclosure describes methods and systems for buffering data transfer between a chipset and memory modules. The method includes providing and configuring at least one buffer provided in an interface between a chipset and memory modules. The buffer allows the interface to be split into first and second sub-interfaces. The first sub-interface is between the chipset and the buffer. The second sub-interface is between the buffer and the memory modules. The buffer is configured to latch the data being transferred between the chipset and the memory modules. The first and second sub-interfaces operate independently but synchronized with each other.

Buffering provides isolation of voltages and interfaces coupled to each of the chipset and the memory modules. The isolation of voltages allows the chipset to be operated with only a low operating voltage, which substantially precludes the need for the chipset to have a higher voltage common with a memory supply voltage. The memory module is then allowed to operate at voltages appropriate for its own operational purpose. The voltages may be independent of the operating voltage at the connecting system (chipset).

The isolation of the interfaces allows the inherently faster chipset interface to run at higher multiples of the memory interface rate. For example, the chipset to data buffer interface may run at twice the rate of the buffer to memory interface. This may allow the chipset to operate at twice the rate and access the same amount of data with half the number of data bus lines or pins. This provides computer system designers with a flexibility of utilizing a wider range of memory types and interfaces for a particular computer system. Further, by providing a data buffer on the memory module itself, the memory interface may be simplified by providing a short, fixed length stubs from the buffer to the memory module. In some configurations, the data buffer may be provided on the same motherboard as the chipset. An advantage provided by the electrical isolation that leads to the reduction in the number of pin count is illustrated in the design comparison between FIGS. 1 and 2.

In the prior art design 100 of FIG. 1, the interface 108 between the chipset 102 and the memory modules 104 is unbuffered. In some embodiments, the memory modules 104 may be individually mounted on memory boards 106 as shown. In other embodiments, the memory modules 104 may be soldered directly onto the same motherboard as the chipset 102.

In the prior art design 100, the chipset 102 is configured to receive two supply voltages, 1.0 volt (low) and 1.5 volts (high). The high voltage is necessary on the chipset side to provide compatible driving voltage on the memory interface 108. Further, the pin count on the chipset 102 may be designed to be 2Îin order to provide a particular memory access rate or frequency, such as ω.

In the illustrated embodiment 200 of FIG. 2, a plurality of data buffers 206 are disposed in the memory interface between the chipset 202 and the memory modules 204 to provide electrical isolation. For the illustrated embodiment, a multidrop bus 208 provides the interface between the chipset 202 and the data buffers 206. The interface between the chipset 202 and the data buffers 206 may be run at the same data access rate or frequency (ω) as before, but with half the pin count (x) of the prior art design. The interface between the data buffers 206 and the memory modules 204 still has 2Înumber of pins to provide the same data access rate as before. In practice, x is often selected to be 16 or 32. Moreover, the chipset 202 is configured to operate with only the low voltage (1.0 volt) as shown. The memory modules 204 are operated with only the high voltage (1.5 volts).

In the illustrated embodiment of FIG. 2, the data buffer 206 is provided on the same memory board 210 as the memory module 204. However, the data buffer 206 may be provided on the motherboard containing the chipset 202.

FIG. 3 shows a layout configuration of a data buffer is 300, similar to the data buffer 206 of FIG. 2, in accordance with an embodiment of the present disclosure. The data buffer 300 includes three portions 302, 304, 306. The first portion 302 is a chipset input/output (I/O) port configured to send and receive data to and from the chipset through the multidrop bus 208. The first portion 302 operates at the same voltage (<1.0 volts) as the chipset. This allows compatibility of interface between the chipset and the data buffer 300. The second portion 304 is a core data path logic portion allowing for buffering of data between the chipset and the memory module. The third portion 306 is a memory I/O port configured to send and receive data to and from the memory module. The third portion 306 operates at the same nominal voltage as the memory module (between 1.2 and 1.8 volts).

FIG. 4 is a front view of the memory interface showing the details of the memory boards 402, and highlighting the connections to the data buffers 404. The front view of the memory interface shows the isolation of the memory modules 406 from the chipset 408. With separation of the address and data bus lines shown, the reduction in the pin count can be ascertained. The memory modules in this and other embodiments may be of any memory types. However, in particular, the memory modules may be dynamic random access memories (DRAM), double data rate (DDR) DRAM, or quad data rate (QDR) DRAM. The quad data rate DRAM may be achieved by providing a pin count of 4Îin the second sub-interface between the buffer and the memory module, and operating the first sub-interface between the buffer and the chipset at 4 times the rate of the second sub-interface (see FIG. 2).

FIG. 5 shows a process for buffering the data passed between the chipset and the memory modules to provide isolation of voltages and interfaces. The method includes providing at least one buffer in an interface between a chipset and memory modules at 500. The buffers allow the memory interface to be split into two interfaces. The first interface is between the chipset and the buffers. The second interface is between the buffers and the memory modules. The at least one buffer is then configured to properly latch the data at 502. This allows the first and second interfaces to operate independently but in sync with each other.

While specific embodiments of the invention have been illustrated and described, other embodiments and variations are possible. For example, although the figures show data buffers providing double (i.e. factor =2) the memory data access rate for a particular number of pin counts, the factor may be any feasible number that affords increased data access rate.

All these are intended to be encompassed by the following claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5572691Apr 21, 1993Nov 5, 1996Gi CorporationApparatus and method for providing multiple data streams from stored data using dual memory buffers
US5757712Jul 12, 1996May 26, 1998International Business Machines CorporationMemory modules with voltage regulation and level translation
US5768624Feb 28, 1996Jun 16, 1998Opti Inc.Memory access circuit for transferring data from a memory to a destination
US5828892Aug 26, 1996Oct 27, 1998Mitsubishi Denki Kabushiki KaishaMemory cards capable of operating with more than one power supply voltage
US5926838Mar 19, 1997Jul 20, 1999Micron ElectronicsInterface for high speed memory
US5953215 *Jun 26, 1998Sep 14, 1999Karabatsos; ChrisFor enhancing the performance of an electronic system
US6345321May 24, 2000Feb 5, 2002Busless Computers SarlMultiple-mode memory component
US6381684 *Apr 26, 1999Apr 30, 2002Integrated Device Technology, Inc.Quad data rate RAM
US6449213 *Sep 18, 2000Sep 10, 2002Intel CorporationMemory interface having source-synchronous command/address signaling
US6487102 *Sep 18, 2000Nov 26, 2002Intel CorporationMemory module having buffer for isolating stacked memory devices
US6493776Aug 12, 1999Dec 10, 2002Mips Technologies, Inc.Scalable on-chip system bus
US6502161Jan 5, 2000Dec 31, 2002Rambus Inc.Memory system including a point-to-point linked memory subsystem
US6553450Sep 18, 2000Apr 22, 2003Intel CorporationBuffer to multiply memory interface
US6697888 *Sep 29, 2000Feb 24, 2004Intel CorporationBuffering and interleaving data transfer between a chipset and memory modules
US6742098 *Oct 3, 2000May 25, 2004Intel CorporationDual-port buffer-to-memory interface
US20010052057Jun 11, 2001Dec 13, 2001Jiin LaiBuffer for varying data access speed and system applying the same
EP0691617A2Jul 4, 1995Jan 10, 1996Monolithic System Technology, Inc.Directional asymmetric signal swing bus system for circuit module architecture
JP2000231784A Title not available
WO1999030240A1Nov 23, 1998Jun 17, 1999Holman Thomas JMemory system including a memory module having a memory module controller
Non-Patent Citations
Reference
1Cover Sheet, FIGS. 20A and 20B, and Cols. 41-44 of US Patent No. 6,345,321 to Litaize, et al.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7386656Sep 20, 2006Jun 10, 2008Metaram, Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US7392338Sep 20, 2006Jun 24, 2008Metaram, Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US7472220Sep 20, 2006Dec 30, 2008Metaram, Inc.Interface circuit system and method for performing power management operations utilizing power management signals
US7508723May 24, 2007Mar 24, 2009Entorian Technologies, LpBuffered memory device
US7558124 *Mar 28, 2006Jul 7, 2009Montage Technology Group, LtdMemory interface to bridge memory buses
US7577039Aug 10, 2006Aug 18, 2009Montage Technology Group, Ltd.Memory interface to bridge memory buses
US7913005 *Nov 3, 2008Mar 22, 2011Round Rock Research, LlcCapacitive multidrop bus compensation
US8086812Aug 17, 2006Dec 27, 2011Rambus Inc.Transceiver with latency alignment circuitry
US8458426Jan 19, 2007Jun 4, 2013Rambus Inc.Transceiver with latency alignment circuitry
WO2007061467A2 *Aug 11, 2006May 31, 2007Zhen-Dong GuoMemory interface to bridge memory buses
Classifications
U.S. Classification710/310, 365/52, 711/105
International ClassificationG06F3/00, G06F12/00, G06F13/42, G06F13/00, G11C7/10
Cooperative ClassificationG06F13/4256, G11C7/1006
European ClassificationG11C7/10L, G06F13/42D4
Legal Events
DateCodeEventDescription
May 9, 2012FPAYFee payment
Year of fee payment: 8
May 16, 2008FPAYFee payment
Year of fee payment: 4
Jan 2, 2001ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MCCALL, JAMES A.;BONELLA, RANDY M.;HALBERT, JOHN B.;AND OTHERS;REEL/FRAME:011438/0504;SIGNING DATES FROM 20001204 TO 20001220
Owner name: INTEL CORPORATION 2200 MISSION COLLEGE BOULEVARDSA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MCCALL, JAMES A. /AR;REEL/FRAME:011438/0504;SIGNING DATES FROM 20001204 TO 20001220