|Publication number||US6838310 B1|
|Application number||US 10/166,973|
|Publication date||Jan 4, 2005|
|Filing date||Jun 11, 2002|
|Priority date||May 3, 1999|
|Also published as||US6429509, US6822316|
|Publication number||10166973, 166973, US 6838310 B1, US 6838310B1, US-B1-6838310, US6838310 B1, US6838310B1|
|Inventors||Min-Chih John Hsuan|
|Original Assignee||United Microelectronics Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (34), Referenced by (19), Classifications (19), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a division of Ser. No. 09/304,244 filed May 3, 1999, now U.S. Pat. No. 6,429,509.
The invention relates generally to the area of semiconductor device interconnects and packaging techniques. More particularly, the invention discloses an integrated circuit die that is formed with controllable sized and spaced through-holes extending through a substrate of such die, so that such die can be easily and optimally interconnected and packaged.
Contemporary integrated circuits (ICs) include collections of interconnected electronic circuits embodied in semiconductor structures formed during processing of a silicon substrate wafer. The formation of a particular IC can require several hundred discrete complex processing steps within a fab, and is carefully controlled and monitored to ensure a high yield of good die for any particular wafer being processed. With all other things being equal, from a device performance perspective, interconnections between distinct logical circuit areas should be as short as possible. In this way, such characteristics as yield, device density, device speed, capacitive delays, power dissipation, signal attenuation, to name a few, are all enhanced. One way to reduce interconnect distance, of course, is to simply create all the logical circuit areas from the same silicon wafer. This approach, however, suffers from extremely high processing costs, and very poor yield. This is because it is fairly well known in the industry that the expected yield of an individual die during any process is inversely proportional to the physical area occupied by such die. Thus, with all things being equal, from a processing perspective, it is much more preferable to have smaller die embodying smaller blocks of logical circuits. This manufacturing reality operates in direct opposition to the general device performance rule mentioned earlier, and each manufacturer typically engineers a a suitable cost/performance compromise for the part in question.
Regardless of the resulting size of the die, or how many circuits are actually embodied in the final die, it is still necessary to communicate with other circuits outside the distinct silicon area embodying such IC. To do this, some type of interconnect is formed which electrically couples signals directly from the IC and transmits them to the outside world (and vice-versa). Interconnects come in many different shapes and sizes, varying from wire bonding, tape automated bonding (TAB) and controlled collapse chip connection (C4). A variety of packagings for encapsulating die and interconnects are also known in the art, such as DIP, CERDIP, SOJ, SOP, TSOP, PQFP, LDCC, PLCC, CLCC, PPGA, CPGA, BGA and SBA to name a few.
Again, however, with all things being equal, an interconnect/packaging combination that is minimal in size is preferred, and that is why so-called chip scale varieties, including “flip chip” types are becoming increasingly popular. Flip chip packaging is well-known in the art, and is described at length in a textbook by John H. Lau entitled “Flip Chip Technologies” (McGraw-Hill 1995). Examples of such types of packaging can also be found in U.S. Patent literature, including in U.S. Pat. Nos. 4,930,216 and 4,984,358, which are incorporated by reference herein.
One advantage of this type of packaging is the fact that multiple chips can be assembled in a “stack” fashion, which results in a higher density of circuits, and improved performance because of the short interconnects. Processes for forming the solder bumps on the bottom of a chip scale package for interconnecting other packages are also well-known. One example is further described in a textbook titled “Semiconductor Packaging-A Multi-disciplinary Approach” by Hanneman et al., at pp. 391-395, and such description is hereby incorporated by reference. Other techniques for creating high density circuits include attempts to interconnect entire wafers to other wafers in a stack fashion, as illustrated generally in U.S. Pat. No. 5,229,647. A typical flip chip type package 100 known in the art is depicted in FIG. 1. It can here that chip package 100 includes a number of bonding pads 110, which are located in a pad area 115 surrounding die (chip) area 120. A total area 130 for package 100 can be seen to be comprised of two distinct sub-areas, therefore, including bonding pad area 115, and die area 120. Again, for a whole number of reasons, including throughput, productivity, cost, and performance considerations, the size of bonding pads 110, and thus area 115, should be kept small compared to the of chip area 120. However, there is a limit to how small this area can become using conventional processes, because the pads have to be large enough to accommodate a wire bond, or a flip chip type solder bump. Thus, there is inevitably a large amount of surface area, otherwise usable for forming electronic circuits, that is wasted in a chip scale type package as shown in FIG. 1.
Another well-known technique in the art for increasing circuit density within a chip is accomplished by forming holes and/or vias in the substrate of the chip. U.S. Pat. No. 3,962,052 discloses how such holes can created with increased precision by masking both the front and back of the substrate, and doping the exposed areas. In this manner, an etching step can create holes with nearly vertical sidewalls. U.S. Pat. No. 4,348,253 explains that, to avoid the additional registration problem associated with masking both sides of the wafer, a laser hole can be used to create such via holes. The vias, appear to be limited to connecting any circuits to a groundplane, however (as evidenced by the single metallization layer shown at the backside of the substrate) and not for connecting such circuits to another circuit (or set of circuits). In U.S. Pat. No. 4,808,273 additional details are provided for an improved process of electroplating the resulting vias in such substrates. In this reference, the various active elements, bonding pads and metal interconnects are first formed, and then holes are made through the bottom of the substrate to contact the metal bonding pads. It is apparent that this approach, too, is commercially impractical for conventional processing because the fabricating steps are complicated. Another approach for creating via holes in a substrate using a so-called “back-lapping” technique is discussed in U.S. Pat. No. 4,978,639. In this approach, apertures are opened in desired areas of the substrate, using reactive ion etching, but they do not extend all the way through the wafer. A later grinding step is then used to remove enough of the backside of wafer to expose the apertures, creating the vias. Since the masking, etch steps all take place on the front of the wafer, this avoids the backside registration problem. The backside is then completely metallized, and thereafter this layer serves to bridge and form a large ground plane between components within the chip. A similar grinding process is disclosed in U.S. Pat. No. 5,037,782 for the same purpose.
An example of a “stacked” circuit structure using plated holes is illustrated in U.S. Pat. No. 5,682,062. By placing vias in areas where traditional bond pads are found, a number of chips can be stacked on top of each other in a dense form factor.
The aforementioned U.S. patent references, including those describing the various methods that can be used for creating, shaping, and filling holes and vias in substrates, are hereby incorporated by reference. None of the above references, nonetheless, appear to address the problem of how to optimize the usable chip surface area, or how to minimize interconnect areas required to contact other chips. While certain patents issued to Tessera, Inc. are directed generally to this problem (see e.g., U.S. Pat. Nos. 5,148,265; 5,148,266; 5,258,330; and 5,548,091—all of which are hereby incorporated by reference) the solution they proposed involves what is conventionally known as an “interposer,” and the manufacturing operations required to implement this flexible intervening layer (between surface contacts and a ball grid array) are extremely complex.
It is apparent that as chip die sizes become smaller, the design of interconnect areas, including pad shape, size, and placement will become more and more critical, and, at one point, will probably be the limiting factor in chip scale packaging. Thus, this problem needs to be solved in a cost effective manner.
A related problem in semiconductor manufacturing is the fact that at least some portion of the interconnect/packaging operations take place within the main fabrication facility, and this is non-optimal for a number of reasons. First, it is not cost effective, because in general fab space is extremely limited, and equipment, labor and overhead costs are quite high in that environment. Second, if packaging/interconnect processing steps are set up as part of the normal manufacturing cycle within the fab, they can impact wafer throughput (cycle time) considerably, because they are typically slow operations. Thus, it would be much more desirable to perform only those absolutely necessary critical operations within the special environment provided within the fab. Similarly, if packaging operations could somehow be accomplished before normal wafer processing operations were undertaken, this would also reduce cycle time significantly. In fact, if this were possible, a wafer fab facility could be operated with more efficiency, lower cost, and higher throughput.
An object of the present invention, therefore, is to provide a semiconductor integrated circuit having an improved interconnect which minimizes I/O signal attenuation, inductance, and capacitance;
A further object of the present invention, therefore, is to provide a semiconductor integrated circuit having an improved interconnect which is faster, denser, and more reliably manufactured and operated than prior art interconnects;
Yet another object of the present invention, therefore, is to provide a semiconductor integrated circuit having an improved interconnect which provides better power distribution and power dissipation than prior art techniques;
Another object of the present invention, is to provide a semiconductor integrated circuit having an improved interconnect structure which can be controllably configured and optimized so as to maximize a useful processing area within a semiconductor wafer;
A related object of the present invention is to provide an extremely dense electronic circuit comprised of one or more vertically stacked and interconnected ICs of the aforementioned type;
Yet another object is to provide a method of manufacturing the aforementioned novel IC and stacked combinations thereof.
Another object of the present invention is to provide an interconnect/packaging structure and method that is simple, cost-effective, fast, and that does not require the critical resources of a conventional semiconductor fab to perform;
A related object is to provide an interconnect and packaging method that can be can be completed before normal wafer processing operations were undertaken to reduce wafer cycle time.
Although the inventions are described below in a preferred embodiment, it will be apparent to those skilled in the art the present invention would be beneficially used in many environments where it is necessary to provide dense I/O interconnect structures, or where it is advantageous to reduce cycle time by providing chip scale packaging to a die even before normal processing operations are begun.
A top view of an integrated circuit (IC) 200 formed in accordance with the present invention is depicted generally in FIG. 2A. Such circuit 200 includes a die 230, which is formed along with a plurality of other die (not shown) using conventional masking, deposition and etching operations performed on a silicon wafer during a semiconductor manufacturing process. For ease of reference and comparison with prior art IC 100, a series of top surface interconnect nodes 210 are depicted as well. Such top surface interconnect nodes 210 are located on a top surface of die 230, and are distributed according to desired signal connections with electronic circuits formed in (and on) die 230. Top surface interconnect nodes 210 are formed from such conventional conductive materials such as aluminum, gold, or some other suitable low resistance material.
In a preferred embodiment, top surface interconnect nodes 210 are preferably much smaller than comparable I/O bonding pads of prior art IC 100. In fact, top surface interconnect nodes 210 need only be large enough to be able to carry sufficient current associated with I/O signals generated by device 200 to external devices. Typically, therefore, such nodes can have an area corresponding to approximately 4 mils by 4 mils in size. The reason for this is to ensure that a maximum amount of top surface area of die 230 is then usable instead for fabricating other electronic circuits. Compared to a conventional package as seen in
By avoiding the need for I/O pads on the top of die 230, a wafer manufactured in this way will have increased circuit density, reliability, yield and throughput. Of course, nodes 210 can also be made to be as large as conventional I/O bonding pads, and in some environments it may be desirable to have some portion of the I/O signals accessible in this manner to other interconnects coupled to the top surface of die 230. In general, however, one of the primary goals and benefits the present invention is the ability to reduce the amount of usable die circuit wafer processing area needed to establish I/O interconnects (including power and ground) to external circuits. Accordingly, a preferred embodiment of the present invention implements minimizes the die surface area taken up by top surface interconnect nodes 210. While the number of top surface interconnect nodes 210 shown in
Conversely, a partial view of a bottom surface of die 230 is depicted in FIG. 2B. These bottom surface interconnect nodes 215 are preferably larger than top surface interconnect nodes 210. Typically such bottom surface interconnect nodes 215 occupy an area approximately 8 mils by 8 mils in size. Generally speaking these nodes are larger because they serve as primary interconnects for I/O signals from device 200, and therefore should be sized so as to minimize contact resistance with a corresponding mating surface from a second device 200′ (not shown). Nonetheless, since the entire bottom surface of die 230 is available for inter-chip interconnects using the present invention, a larger number of interconnects can be accommodated than that available with the prior art scheme shown in FIG. 1. This characteristic leads to a number of additional benefits, including the fact that a greater number of external power and ground supply signals can be provided to more circuit areas on the top surface of die 230. This results in better power performance, including better heat dissipation, less signal attenuation, less susceptibility to noise problems, etc. Other advantages will be apparent to those skilled in the art.
A cross-sectional view of one embodiment of die 230 is illustrated in FIG. 2C. This structure has certain manufacturing advantages that may make it attractive for applications described further below. In particular, such structure can be used as part of a simple, cost-effective and flexible packaging arrangement which can be implemented in its entirety even before a wafer undergoes any normal processing operations.
A die through-hole interconnect 204 is formed in a via 205 in die 230. The top portion extends from a top surface or die 230 (above layer 242) to a desired depth corresponding to a distance represented by layer 243. The top portion of via 205 is filled with a sandwich of materials, including top surface interconnect node 210, and a second conductive layer 216. The bottom portion of via 205 is similarly filled with a third conductive layer 217, which may be comprised of a material which is the same as that for conductive layer 216.
In a preferred embodiment, material choices for conductive layers 216 and 217 depend on a processing cycle used to make die through-hole interconnect 204. For example, if die through-hole interconnect 204 is made before other active circuits are processed within die 230, then it must include materials that are compatible with such later active circuit processing steps. These may include, for example, conventional refractory metals including Ti, W, WTsi, alloys of the same, and other conductors—such as doped polysilicon—that are compatible with such later processing operations. If instead die through-hole interconnect 204 is completed after initial devices are first formed in die 230, it can be constituted instead from a different set of conductive materials, including for example, lower temperature compatible metals such as Al, Gold, Cu, alloys containing the same, etc. It should be appreciated, of course, that these materials are merely examples and that the final selection of materials for any particular IC can be selected by a skilled process engineer based on conventional manufacturing process guidelines.
Capping off the bottom of die through-hole interconnect 204 is a bottom surface interconnect node 215. This node is made of suitable contact materials, including Al, Gold, Cu, and alloys containing the same. As is also well-known in the art, bottom surface interconnect node 215 can further include a conductive contact “bump” added through conventional techniques. Such bump can be made of Pb—Sn, or similar materials, and serves to create a better interconnect contact with a mating surface of an I/O structure of a second device. A description of a conventional bumping method is provided in the aforementioned U.S. Pat. No. 5,424,245 incorporated by reference herein.
As referred to above, die through-hole interconnect 204 extends from a die circuit interconnect layer 242 to a bottom portion of an active layer 243. While shown in simplified form, it is understood that interconnect layer 242 may include a number of separate metallization and associated isolation layers formed during conventional IC processing operations. Active layer 243 is illustrated to include a plurality of active areas 244 which are used for forming electronic circuits within die 230. Again, such electronic circuits are formed in such areas using conventional masking, deposition, etching and doping operations. As mentioned above, top surface interconnect node 210 is connected to receive various I/O signals from such electronic circuits. This node can be fabricated either as part of interconnect layer 242, or in a different operation as described in more detail below.
A cross-sectional view of a second embodiment of die 230 is illustrated in FIG. 2D. For ease of reference, like numerals refer to like structures from
A third embodiment of an IC of the present invention is illustrated in FIG. 2E. The primary difference to the first embodiment is the fact that the bottom portion of via 205 is formed to be conical or hemispherically shaped. This structure has operational benefits and processing simplicities that may make it attractive for certain applications.
Other variations of shapes for via 205 will become apparent to those skilled in the art from the present disclosure, and the present invention is by no means limited to any particular implementation.
Examples of highly integrated electronic circuits formed in accordance with the present invention is illustrated in
A process for forming the IC and package of the present invention is illustrated in
It is understood, of course, that die 430 may include additional layers formed thereon both before and after such aperture formation, including for example substrate insulating, passivation and adhesion layers. As shown in
At this point, chip scale packaging operations have been essentially completed, because all that is necessary now is for the various active circuit layers, interconnect, and passivation layers to be formed on the surface of the wafer. The necessary connections to the conductive top portions of vias 404 can be accomplished as part of these later operations as well. By removing chip scale packaging operations from the fab environment, a steady supply of pre-drilled, pre-packaged die can be generated, even before any active circuit processing operations are performed. This means that throughput is higher at the fab site, since packaging operations are already substantially completed.
The aforementioned process for making chip scale packaging is also useful for a number of additional reasons. For example, customer orders for specific parts are also more easily planned, since after normal processing, the die are already in packaged form ready to be shipped after test. Control of the packaging varieties can be kept in-house; thus avoiding potential disruptions from packaging assemblers. When processing a lot of wafers, the packaging can be pre-specified by a customer in advance, so that the fab operators need only retrieve a wafer having the particular pre-formed packaging type before commencing normal processing operations. Thus delivery times can be expedited over normal processing/packaging type manufacturing setups.
As mentioned before, it is, of course, possible, to include some packaging operations at the fab facility and still preserve the advantages of the present invention. An embodiment of this aspect of the present invention is shown in
In any event, in a next step illustrated at
In an embodiment where it is desirable to have a bottom portion of via 404 which is much larger than a top portion, the additional step 43 can be performed (in lieu of step 4H) after step 4G. In this step, the bottom surface of die 430, and top portion 417 of via 404 are masked using conventional techniques so that the only exposed substrate portions are within a bottom portion 416 of via 404. An etching operation is then used to attack the bottom sidewalls of via 404, expanding it to look as seen in FIG. 4K. Masking and etching procedures for achieving this type of essentially two-stepped vertical sidewall via structure, as well as the via structure shown in
Other variations for making an IC of the type described herein will be apparent to those skilled in the art. For example, a “backlapping” approach could be used for making the vias, where the vias 404 are initially not opened all the way to the bottom of die 430 during an initial drilling step. A later grinding step is used to remove material from the backside of the wafer, until sufficient material is taken away to open up the other end of the vias. An example of this technique can be seen in U.S. Pat. No. 5,424,245. Furthermore, while the preferred embodiment has the vias formed prior to normal processing operations for making active device, it is apparent that they can be formed after such operations as well. The benefits of the present invention are not limited to any particular sequence in this respect.
Another illustrative embodiment of the present invention is depicted in
Some of the benefits of the present invention include:
Although the present invention has been described in terms of a preferred embodiment, it will be apparent to those skilled in the art that many alterations and modifications may be made to such embodiments without departing from the teachings of the present invention. Accordingly, it is intended that the all such alterations and modifications be included within the scope and spirit of the invention as defined by the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3636619||Jun 19, 1969||Jan 25, 1972||Teledyne Inc||Flip chip integrated circuit and method therefor|
|US3962052||Apr 14, 1975||Jun 8, 1976||International Business Machines Corporation||Process for forming apertures in silicon bodies|
|US4348253||Nov 12, 1981||Sep 7, 1982||Rca Corporation||Method for fabricating via holes in a semiconductor wafer|
|US4416054||Sep 29, 1982||Nov 22, 1983||Westinghouse Electric Corp.||Method of batch-fabricating flip-chip bonded dual integrated circuit arrays|
|US4808273||May 10, 1988||Feb 28, 1989||Avantek, Inc.||Method of forming completely metallized via holes in semiconductors|
|US4930216||Mar 10, 1989||Jun 5, 1990||Microelectronics And Computer Technology Corporation||Process for preparing integrated circuit dies for mounting|
|US4978639||Jan 10, 1989||Dec 18, 1990||Avantek, Inc.||Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips|
|US4984358||Jun 18, 1990||Jan 15, 1991||Microelectronics And Computer Technology Corporation||Method of assembling stacks of integrated circuit dies|
|US5037782||Jul 6, 1989||Aug 6, 1991||Mitsubishi Denki Kabushiki Kaisha||Method of making a semiconductor device including via holes|
|US5148265||Mar 21, 1991||Sep 15, 1992||Ist Associates, Inc.||Semiconductor chip assemblies with fan-in leads|
|US5148266||Sep 24, 1990||Sep 15, 1992||Ist Associates, Inc.||Semiconductor chip assemblies having interposer and flexible lead|
|US5229647||Sep 21, 1992||Jul 20, 1993||Micron Technology, Inc.||High density data storage using stacked wafers|
|US5252842||Jul 26, 1991||Oct 12, 1993||Westinghouse Electric Corp.||Low-loss semiconductor device and backside etching method for manufacturing same|
|US5258330||Feb 17, 1993||Nov 2, 1993||Tessera, Inc.||Semiconductor chip assemblies with fan-in leads|
|US5284796||Sep 2, 1992||Feb 8, 1994||Fujitsu Limited||Process for flip chip connecting a semiconductor chip|
|US5313366||Aug 12, 1992||May 17, 1994||International Business Machines Corporation||Direct chip attach module (DCAM)|
|US5424245||Jan 4, 1994||Jun 13, 1995||Motorola, Inc.||Method of forming vias through two-sided substrate|
|US5532612||Jul 19, 1994||Jul 2, 1996||Liang; Louis H.||Methods and apparatus for test and burn-in of integrated circuit devices|
|US5548091||Oct 26, 1993||Aug 20, 1996||Tessera, Inc.||Semiconductor chip connection components with adhesives and methods for bonding to the chip|
|US5578526||May 1, 1995||Nov 26, 1996||Micron Technology, Inc.||Method for forming a multi chip module (MCM)|
|US5661087||Jun 7, 1995||Aug 26, 1997||Cubic Memory, Inc.||Vertical interconnect process for silicon segments|
|US5682062||Jun 5, 1995||Oct 28, 1997||Harris Corporation||System for interconnecting stacked integrated circuits|
|US5861662||Feb 24, 1997||Jan 19, 1999||General Instrument Corporation||Anti-tamper bond wire shield for an integrated circuit|
|US5898215||Dec 16, 1996||Apr 27, 1999||Motorola, Inc.||Microelectronic assembly with connection to a buried electrical element, and method for forming same|
|US5952712||Jul 16, 1997||Sep 14, 1999||Nec Corporation||Packaged semiconductor device and method of manufacturing the same|
|US5986339||Jul 14, 1998||Nov 16, 1999||General Dynamics Information Systems, Inc.||Laminated multilayer substrates|
|US6005292||Aug 14, 1998||Dec 21, 1999||International Business Machines Corporation||Lead-free interconnection for electronic devices|
|US6030855 *||Feb 8, 1999||Feb 29, 2000||International Business Machines Corproation||Self-aligned connector for stacked chip module|
|US6110825 *||Nov 25, 1998||Aug 29, 2000||Stmicroelectronics, S.R.L.||Process for forming front-back through contacts in micro-integrated electronic devices|
|US6168969||Aug 12, 1997||Jan 2, 2001||Micron Technology, Inc.||Surface mount IC using silicon vias in an area array format or same size as die array|
|US6198168 *||Jan 20, 1998||Mar 6, 2001||Micron Technologies, Inc.||Integrated circuits using high aspect ratio vias through a semiconductor wafer and method for forming same|
|US6268660 *||Mar 5, 1999||Jul 31, 2001||International Business Machines Corporation||Silicon packaging with through wafer interconnects|
|US6495454 *||Sep 12, 2001||Dec 17, 2002||Intel Corporation||Substrate interconnect for power distribution on integrated circuits|
|US20010005046 *||Jan 2, 2001||Jun 28, 2001||Hsuan Min Chih||Direct contact through hole type wafer structure|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7446404||Dec 26, 2006||Nov 4, 2008||Advanced Semiconductor Engineering, Inc.||Three-dimensional package and method of making the same|
|US7528053||Dec 26, 2006||May 5, 2009||Advanced Semiconductor Engineering, Inc.||Three-dimensional package and method of making the same|
|US7569920||May 10, 2006||Aug 4, 2009||Infineon Technologies Ag||Electronic component having at least one vertical semiconductor power transistor|
|US7741152||Dec 26, 2006||Jun 22, 2010||Advanced Semiconductor Engineering, Inc.||Three-dimensional package and method of making the same|
|US8043894||Aug 26, 2008||Oct 25, 2011||Stats Chippac Ltd.||Integrated circuit package system with redistribution layer|
|US8067831||Sep 16, 2005||Nov 29, 2011||Stats Chippac Ltd.||Integrated circuit package system with planar interconnects|
|US8114771||Dec 22, 2006||Feb 14, 2012||Stats Chippac Ltd.||Semiconductor wafer scale package system|
|US9059074||Mar 26, 2008||Jun 16, 2015||Stats Chippac Ltd.||Integrated circuit package system with planar interconnect|
|US9583365 *||May 25, 2012||Feb 28, 2017||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of forming interconnects for three dimensional integrated circuit|
|US20070063331 *||Sep 16, 2005||Mar 22, 2007||Stats Chippac Ltd.||Integrated circuit package system with planar interconnects|
|US20070164422 *||Dec 22, 2006||Jul 19, 2007||Stats Chippac Ltd.||Semiconductor wafer scale package system|
|US20070172983 *||Dec 26, 2006||Jul 26, 2007||Min-Lung Huang||Three-dimensional package and method of making the same|
|US20070172985 *||Dec 26, 2006||Jul 26, 2007||Min-Lung Huang||Three-dimensional package and method of making the same|
|US20070172986 *||Dec 26, 2006||Jul 26, 2007||Min-Lung Huang||Three-dimensional package and method of making the same|
|US20070262346 *||May 10, 2006||Nov 15, 2007||Ralf Otremba||Electronic Component and a Method for its Production|
|US20090194322 *||Feb 2, 2009||Aug 6, 2009||Ryosuke Usui||Device mounting board and manufacturing method therefor, and semiconductor module|
|US20090243082 *||Mar 26, 2008||Oct 1, 2009||Zigmund Ramirez Camacho||Integrated circuit package system with planar interconnect|
|US20100052131 *||Aug 26, 2008||Mar 4, 2010||Lionel Chien Hui Tay||Integrated circuit package system with redistribution layer|
|US20130313121 *||May 25, 2012||Nov 28, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of Forming Interconnects for Three Dimensional Integrated Circuit|
|U.S. Classification||438/106, 257/E23.011, 438/121, 438/108, 438/598, 257/E25.013|
|International Classification||H01L25/065, H01L23/48|
|Cooperative Classification||H01L2924/00014, H01L2224/13025, H01L2224/0557, H01L2224/05573, H01L2224/05001, H01L2224/05568, H01L2224/05009, H01L2224/16, H01L25/0657, H01L23/481|
|Jan 17, 2006||AS||Assignment|
Owner name: UNITED MICROELECTRONICS CORPORATION, TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSUAN, MIN-CHIH JOHN;REEL/FRAME:017198/0446
Effective date: 19990529
|Jun 9, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Jun 25, 2012||FPAY||Fee payment|
Year of fee payment: 8
|Jun 15, 2016||FPAY||Fee payment|
Year of fee payment: 12