|Publication number||US6877211 B2|
|Application number||US 09/794,263|
|Publication date||Apr 12, 2005|
|Filing date||Feb 27, 2001|
|Priority date||Nov 25, 1997|
|Also published as||US6225560, US20010008044, WO1999027545A1|
|Publication number||09794263, 794263, US 6877211 B2, US 6877211B2, US-B2-6877211, US6877211 B2, US6877211B2|
|Inventors||Russell Lee Machado|
|Original Assignee||Pulse Engineering, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (17), Classifications (22), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a divisional of U.S. patent application entitled “ADVANCED ELECTRONIC MICROMINATURE PACKAGE AND METHOD” having application Ser. No. 09/163,871, filed on Sep. 30, 1998, now U.S. Pat. No. 6,225,560, issued May 1, 2001 which claims the benefit of provisional application Ser. No. 60/066,278, filed on Nov. 25, 1997.
1. Field of the Invention
The present invention relates generally to microminiature electronic elements and particularly to an improved package and method of packaging for microminiature electronic components.
2. Description of Related Technology
For many years, electronic circuit boards have been fabricated by interconnecting a plurality of electronic components, both active and passive, on a planar printed circuit board. Typically, this printed circuit board has comprised an Epoxy/fiberglass laminate substrate clad with a sheet of copper, which has been etched to delineate the conduct paths. Holes were drilled through terminal portions of the conductive paths for receiving electronic component leads which were subsequently soldered thereto.
More recently, so-called surface mount technology has evolved to permit more efficient automatic mass production of circuit boards with higher component densities. With this approach, certain packaged components are automatically placed at preselected locations on top of a printed circuit board so that their leads are registered with, and lie on top of, corresponding solder paths. The printed circuit board is then processed by exposure to infrared, convection oven or vapor phase soldering techniques to re-flow the solder and, thereby, establish a permanent electrical connection between the leads and their corresponding conductive paths on the printed circuit board.
Dual in-line chip carriers are a well known embodiment of microelectronic component packages which have existed for many years. The most common example is an integrated circuit which is bonded to a ceramic carrier and electrically connected to a lead frame providing opposite rows of parallel electrical leads. The integrated circuit and ceramic carrier are normally encased in a rectangular plastic housing from which the leads extend. Typically, these dual in-line packages are mounted horizontally, i.e. with the leads extending co-planar with the printed circuit board. Such dual in-line packages have heretofore been attached to printed circuit boards by surface mounting techniques.
The increasing miniaturization of electrical and electronic elements and the high density mounting of such elements has created increasing problems with electrical isolation and mechanical interconnection. In particular, miniaturization and high density placement makes it more difficult to establish reliable and efficient connection between fine gauge (AWG 20 to AWG 50) copper wires and egress hardware or terminals. Presently known interconnection methods severely limit the ability to provide high density and reliable electrical and mechanical isolation between distinct egress or terminal points due to space limitations.
One prior art interconnection approach, as illustrated in
Another purpose for which microelectronic transformers may be used is to provide physical isolation between two circuits. For example, a transformer may be used to provide isolation between a telephone signal line in the public switched telephone network and consumer equipment such as modems, computers and telephones. The transformer must be able to withstand large voltage spikes which may occur due to lightning strikes, malfunctioning equipment, and other real-world conditions without causing a risk of electrical fire or other hazardous conditions.
One well-known configuration for a microelectronic transformer comprises a toroidal ferrous core. A toroidal transformer can elegantly provide any one of the above listed functions. One drawback to the use of toroidal cores relates to manufacturing; such cores are not easily manufactured nor are the resulting transformers in a convenient configuration for modem component package production techniques. Additional information about electronic microminiature packaging can be found in U.S. Pat. No. 5,015,981 entitled “ELECTRONIC MICROMINIATURE PACKAGING AND METHOD” which is assigned to the assignee hereof, and incorporated by reference herein in its entirety.
In addition to physical and manufacturing considerations, the electrical performance of the transformer must be considered. One means by which the electrical performance of transformers is gauged is the high-potential (hi-pot) test. A hi-pot test involves the application of AC or DC signals to the transformer to determine whether the breakdown of the core dielectric or other destructive failures occur at some chosen voltage level. A hi-pot test can also be used to demonstrate that insulation can withstand a given over-voltage condition and to detect weak spots in the insulation that could later result in in-service failures.
The International Electro-Technical Committee is an international standards body which develops the standards by which isolation transformers are categorized according to performance level. For example, UL-1950 and its corresponding national adaptations specify a minimum standard for dielectric breakdown between the primary and secondary windings of a transformer. In order to meet such a standard, it is critical that the primary and secondary windings are electrically isolated from one another while remaining magnetically coupled to one another through the transformer core.
In order to provide such electrical isolation between the primary and secondary windings, special jacketing materials have been developed to encase one or both of the primary and secondary windings. For example, UL-1950 specifies that one winding is covered with three layers of insulation material for which all combinations of two layers together pass a specified electric strength test. The second winding may be enameled copper magnet wire. The wire covered in a protective extrusion or jacket comprising three layers of insulation is referred to as reinforced insulated or jacketed wire. The protective jacket provides electrical isolation which inhibits dielectric breakdown between the windings at extended voltage ranges. One example of jacketed wiring is that manufactured by the Rubadue Wire Co. of Fontana, Calif. and incorporated in Pulse Engineering, Inc. part number 054-XIXWXXX-X.
The protective jacket provides insulation between the wires so long as it is in place. But in order to conductively connect the insulated conductors to external elements during the manufacturing process, a portion of the conductors must be exposed by removal of the protective jacket. The exposed conductors are not immune from dielectric breakdown and other phenomenon which may decrease the isolation performance of the resulting transformer. Isolation between the exposed conductors and the remainder of the transformer such as the ferrous core and the second winding must be accomplished by some other means. UL-1950 specifies that the additional isolation is accomplished by physical separation between the exposed conductors and other transformer elements. For example, UL-1950 specifies that the exposed portion of the conductors should be separated from the bare core and the second windings by at least 0.4 millimeters (mm) or approximately 0.016 in. (16 mils).
One difficulty related to the incorporation of jacketed insulated wire into a dual in-line surface mount package is maintaining the 0.4 mm clearance in a repeatable and consistent manner. The jacketed wire resists bending and may tend to spring back and, thus, move after placement. In the manufacturing environment, the assembly of packaged electronic elements is carried out in stages. In order for manufacturing to produce conforming parts, it is important that the previously assembled components remain properly in place while waiting for and during execution of additional manufacturing steps. In this case, if the wires move from the desired position, the parts may not conform to the requirements (such as the aforementioned requirement of 16 mils of spacing).
Based on the foregoing, it would be desirable to provide an improved microelectronic component surface mount package and method of manufacturing. Such an improved package would provide a guaranteed separation between the exposed conductors and other component elements and also provide a locking feature to hold the jacketed wire in place during the manufacturing process, thereby allowing for a more uniform and reliable product.
The present invention satisfies the aforementioned needs by providing an improved microelectronic component base and package, and method of manufacturing the same.
A first aspect of the invention comprises an improved microelectronic component base for use within an encapsulated component package. One embodiment, the base includes one or more internal recesses adapted to receive a microelectronic component, and an external sidewall. The sidewall incorporates a series of peripheral raised elements that each cooperate with the sidewall and a respective locking element so as to guide and retain the conductors of the microelectronic component during manufacture of the component package. The raised elements are each comprised of an outer wall and tapered divider; the outer wall, divider, and base sidewall cooperating to form a cavity within which the microelectronic component conductors are received. This arrangement secures the conductors during manufacture and further provides reliable and effective electrical separation for the conductors during manufacture and operation of the package.
A second aspect of the invention comprises an improved microelectronic component package incorporating the aforementioned component base. The package includes one or more microelectronic components (transformers in one embodiment) having both jacketed and unjacketed conductors wound thereon. The jacketing of the former is removed in the region of the base element sidewall to expose the underlying insulated conductors, which are routed through the channels of the base. A series of electrical leads are inserted in channels formed between adjacent raised elements so as to form an electrical connection with the individual transformer conductors. The base with installed transformer(s), conductors, and a portion of the electrical leads are ultimately encapsulated in a polymer to form the finished component package.
A third aspect of the invention comprises a circuit board incorporating the aforementioned microelectronic package.
A fourth aspect of the invention comprises an improved method of manufacturing the microelectronic component package of the present invention. The method is comprised generally of the steps of (1) winding a toroidal transformer core with a plurality of conductors, at least some of which are jacketed; (2) forming a base element with a recess as described above, (3) stripping the jacketing from a portion of the conductors in the vicinity of the base element; (4) inserting and retaining one or more of the wound toroidal transformer cores within the recess of the base element, (5) routing the jacketed conductors through the locking elements and raised elements of the base to provide mechanical restraint; (6) routing the exposed conductors through the channels of the base to provide electrical separation; (7) inserting electrical leads into the channels formed between the raised elements of the base; (8) bonding the electrical leads and exposed conductors within each channel together; and (9) encapsulating the base, toroidal core, conductors and a portion of the electrical leads to seal the package and maintain the relative positions of the aforementioned components.
The features, objectives, and advantages of the invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings, wherein:
Reference is now made to the drawings wherein like numerals refer to like parts throughout.
Referring now to
Referring again to
The base element 102 is preferably constructed of a suitable molded non-conducting material; for example, a high temperature liquid crystal polymer such as that available under the part number RTP 3407-4 from the RTP Company of Winona, Minn. may be used. It will be recognized, however, that a variety of other insulative materials may be used to form the base element, depending on the needs of the specific application.
Referring again to
The jacketed wire 117 used in the present embodiment may be the aforementioned RUBADUE wire having a Teflon™ or Tefzel™ fluoropolymer jacket and insulated conductors 118, or may be an alternate construction and composition, so long as the desired electrical performance is maintained.
Also shown in
As shown in
The base element 102 further includes a plurality of locking notches 140 located in the portion of the sidewall 108 adjacent to and opposite the semicircular recess 126 as shown in
As discussed above, it is also important to maintain a minimum distance between other parts of the assembly and the exposed portion of the conductors 118. It should be noted that the configuration of the base 102 disclosed herein provides a known minimum distance between the exposed portion of the conductors 118 and other parts of the assembly. As previously described, the jacketed wire 117 passes over the sidewall 108 and through the integral locking notch 140. The wall itself provides a minimum path length, for example, 0.020 inches, as shown in FIG. 5. In addition, the wire 117 is also disposed within its respective cavity 116 which in the present embodiment is approximately 0.050 inches deep. The jacket 119 of the wire 117 is stripped such that when the wire 117 is fully inserted into the cavity 116, the jacket 119 touches the top surface 137 of the divider 135. Thus, the distance between the exposed portion of the conductors and the other components of the transformer exceed the aforementioned minimum value of 0.4 mm. Therefore, the use of the locking notches 140 and cavities 116 allow repeatable conformance with the specified standard.
Referring now to
Referring now to
Referring now to
Method of Manufacture
Referring now to
In the first step 502, one or more microelectronic components are fabricated. For example, the aforementioned transformers are fabricated using a series of process steps, including fabrication of the core and winding of the insulated conductors thereon, which are well known in the art. The toroidal core 105 of the exemplary transformers is formed and subsequently wound with the jacketed wire 117 and the unjacketed wire 130 to provide the desired electrical characteristics. In the present embodiment of the method 500, the jacketing 119 of the jacketed wire 117 is stripped as previously described such that the jacketing 119 roughly coincides with the top surface 137 of its respective raised element divider 135. It will be appreciated, however, that the jacket may also be stripped prior to winding around the core 105 if desired, or even after the component 104 is disposed into the base 102 (see discussion of the third step 506 below).
Next, in the second process step 504, the component base 102 as previously described herein is formed preferably using an injection molding process of the type well known in the polymer arts. Note that this second step 504 can be performed either prior to, after, or in parallel with the first step 502.
In the third process step 506, the microelectronic component(s) 104 fabricated in the first process step 502 are disposed within the recess(es) 112 the base element 102 using mechanical or manual means. Ideally, a small bead of silicone is placed in the bottom of each recess 112 or surrounding the component 104 to temporarily affix the respective component 106 to the base 102.
Next, the jacketed wire 117 of the microelectronic component 106 is routed into the appropriate notch 140 on the sidewall 108 of the base 102 and inserted into the respective cavity 116. The individual conductors 118 of the wire are also routed around the raised elements 114 and into their respective channels 122 in this fourth process step 508.
Also as part of the process step 508, the unjacketed wires 130 from the component 106 are routed via the sidewall interstices 155 into their respective channels 122 to ultimately permit electrical connection to the package leads 120 and the exposed portion of the wire conductors 118. The unjacketed wires 130 are bent into the lead channels 122 and, thus, held in place by conductor's retention of the preformed shape. The ends of the unjacketed wires 130, and individual conductors 118, are further sized and trimmed such that they roughly coextensive and extend no further than the bottom surface 110 of the base element 102.
In the next process step 510, the package electrical leads 120 are inserted into the channels 122 and placed in physical contact with the exposed portion of the conductors 118 and the unjacketed wire 130. This step 510 is typically accomplished using a preformed leadframe (not shown) such that all of the package leads 120 may be placed and trimmed substantially simultaneously, although other methods may be used. Fabrication and placement of the leadframe is further discussed in U.S. Pat. No. 5,015,981, incorporated herein by reference.
In the next process step 512, the bottom surface 110 of the assembly is dipped partially into a flux and then into a eutectic solder pot to form a solder joint between the package leads 120, the exposed portion of the conductors 118 of the jacketed wire 117, and the unjacketed wire 130. Insulation present on the ends of the wires 130 and conductors 118 is melted and stripped away immediately by the heat of the flux/solder process.
In process step 514, polymer overmolding 144 is applied which encapsulates the assembly and completes the package. The details of these processes are discussed in the previously described U.S. Pat. No. 5,015,981 incorporated by reference herein.
In an optional process step 516, the assembled package 100 is positioned atop a printed circuit board 404 as shown in
While the above detailed description has shown, described, and pointed out novel features of the invention as applied to various embodiments, it will be understood that various omissions, substitutions, and changes in the form and details of the device or process illustrated may be made by those skilled in the art without departing from the spirit of the invention. The foregoing description is of the best mode presently contemplated of carrying out the invention. This description is in no way meant to be limiting, but rather should be taken as illustrative of the general principles of the invention. The scope of the invention should be determined with reference to the claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5015981 *||Aug 21, 1990||May 14, 1991||Pulse Engineering, Inc.||Electronic microminiature packaging and method|
|US5425166 *||Jul 19, 1994||Jun 20, 1995||Eaton Corporation||Current transformer using a laminated toroidal core structure and a lead frame|
|US5455741 *||Oct 26, 1993||Oct 3, 1995||Pulse Engineering, Inc.||Wire-lead through hole interconnect device|
|US6225560 *||Sep 30, 1998||May 1, 2001||Pulse Engineering, Inc.||Advanced electronic microminiature package and method|
|US6642827 *||Sep 13, 2000||Nov 4, 2003||Pulse Engineering||Advanced electronic microminiature coil and method of manufacturing|
|US6691398 *||Oct 2, 2002||Feb 17, 2004||Pulse Engineering||Electronic packaging device and method|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7020571 *||Nov 25, 2003||Mar 28, 2006||Inventec Corporation||Automated test method|
|US7690105 *||Aug 17, 2006||Apr 6, 2010||Coilcraft, Incorporated||Method for conserving space in a circuit|
|US7898822 *||Jul 1, 2005||Mar 1, 2011||Epcos Ag||Holder for electric components|
|US8203853||Dec 23, 2010||Jun 19, 2012||U.D. Electronic Corp.||Chip filter and the related supplementary tool|
|US8945948||Jan 28, 2010||Feb 3, 2015||Coilcraft, Incorporated||Integrated electronic assembly for conserving space in a circuit|
|US9313882 *||Feb 17, 2014||Apr 12, 2016||Inventec (Pudong) Technology Corporation||Electronic device and electronic component thereof|
|US20040179413 *||Nov 25, 2003||Sep 16, 2004||Yung-Chien Lee||Automated test method|
|US20070041162 *||Aug 17, 2006||Feb 22, 2007||Sedio Stephen M||An Integrated Electronic Assembly And Method For Conserving Space In A Circuit|
|US20070279172 *||May 30, 2006||Dec 6, 2007||Sheng-Nan Huang||Electric device and method for producing the same|
|US20070285911 *||Jul 1, 2005||Dec 13, 2007||Gunter Feist||Holder For Electric Components|
|US20090009276 *||Jun 30, 2008||Jan 8, 2009||Tamura Corporation||Transformer mounted on circuit board with main body surrounded by insulating cover|
|US20100128434 *||Jan 28, 2010||May 27, 2010||Coilcraft, Incorporated||Integrated electronic assembly for conserving space in a circuit|
|US20100142173 *||Aug 26, 2009||Jun 10, 2010||U.D.Electronic Corp.||Signal filter module|
|US20110095847 *||Dec 23, 2010||Apr 28, 2011||U.D. Electronic Corp.||Chip filter and the related supplementary tool|
|US20130113590 *||Apr 24, 2012||May 9, 2013||Lite-On Technology Corp.||Inductive component and manufacturing method thereof|
|US20130194766 *||Jan 31, 2012||Aug 1, 2013||U.D.Electronic Corp.||Signal filtering mounting sctructure|
|US20150096794 *||Feb 17, 2014||Apr 9, 2015||Inventec Corporation||Electronic device and electronic component thereof|
|U.S. Classification||29/602.1, 174/528, 29/831, 29/606, 336/92, 361/782, 29/592.1|
|International Classification||H05K5/00, H01F27/29, H01F27/02|
|Cooperative Classification||Y10T29/49002, Y10T29/49144, Y10T29/49165, H05K5/0095, Y10T29/49128, Y10T29/49073, Y10T29/49169, H01F27/292, Y10T29/4902, H01F27/027|
|European Classification||H01F27/02C, H05K5/00G1|
|Nov 8, 2005||CC||Certificate of correction|
|May 6, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Mar 5, 2009||AS||Assignment|
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Free format text: SECURITY AGREEMENT;ASSIGNOR:PULSE ENGINEERING, INC.;REEL/FRAME:022343/0821
Effective date: 20090304
|Jan 21, 2011||AS||Assignment|
Owner name: PULSE ELECTRONICS, INC., CALIFORNIA
Free format text: CHANGE OF NAME;ASSIGNOR:PULSE ENGINEERING, INC.;REEL/FRAME:025689/0448
Effective date: 20101029
|Sep 25, 2012||FPAY||Fee payment|
Year of fee payment: 8
|Jan 2, 2014||AS||Assignment|
Owner name: CANTOR FITZGERALD SECURITIES, NEW YORK
Free format text: NOTICE OF SUBSTITUTION OF ADMINISTRATIVE AGENT IN TRADEMARKS AND PATENTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:031898/0476
Effective date: 20131030