|Publication number||US6881635 B1|
|Application number||US 10/708,746|
|Publication date||Apr 19, 2005|
|Filing date||Mar 23, 2004|
|Priority date||Mar 23, 2004|
|Also published as||US20050242340|
|Publication number||10708746, 708746, US 6881635 B1, US 6881635B1, US-B1-6881635, US6881635 B1, US6881635B1|
|Inventors||Dureseti Chidambarrao, Effendi Leobandung, Anda C. Mocuta, Haining S. Yang, Huilong Zhu|
|Original Assignee||International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (24), Referenced by (140), Classifications (45), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The field of the invention is that of integrated circuit fabrication, including CMOS transistors formed with strained silicon for higher mobility.
An important aim of ongoing research in the semiconductor industry is increasing semiconductor performance while decreasing the size of semiconductor devices. Planar transistors, such as metal oxide semiconductor field effect transistors (MOSFET) are particularly well suited for use in high-density integrated circuits.
Strained silicon technology allows the formation of higher speed devices. Strained-silicon transistors are created by depositing a graded layer of silicon germanium (SiGe) on a bulk silicon wafer. The top part of the SiGe layer is relaxed SiGe. A thin layer of silicon is subsequently deposited on the SiGe layer. The crystalline structure of SiGe is diamond which is the same as silicon (Si). The lattice constant in the SiGe is greater than that in Si. If the thickness of a strained Si or SiGe layer is smaller than a critical thickness, the stress in the strained layer can be maintained and dislocations are not generated. Therefore, when a thin silicon layer (thinner than critical thickness) is deposited on top of SiGe the silicon crystal lattice tends to stretch or “strain” to align the silicon atoms with the atoms in the SiGe layer. Electrons in the strained silicon experience less resistance and flow up to 80% faster than in unstrained silicon.
There are two general types of MOS transistors, N-channel MOS (NMOS) formed with n-type source and drain regions in a p-type region of silicon, and P-channel MOS (PMOS) formed with p-type source and drain regions in an n-type region of silicon. NMOS transistors conduct electrons through the transistor channel, while PMOS transistors conduct holes through the transistor channel. Typically, the source and drain regions of the transistors are doped with phosphorous or arsenic to form n-type source/drain regions, while boron doping is used to form p-type source/drain regions.
CMOS transistors, which comprise N- and P-channel MOS transistors on the same substrate, suffer from imbalance. The imbalance is due to electron mobility being greater than hole mobility in the channel region. Therefore, NMOS transistors are faster than PMOS transistors. Typically, NMOS transistors are about 2 to about 2.5 times faster than PMOS transistors.
A particular aspect of strained silicon NMOS transistors that have SiGe under the strained silicon is that the external resistance of an NMOS transistor is greater than the exterior resistance of a corresponding/conventional NMOS transistor.
Various approaches in circuit design have been developed to compensate for the difference in transistor operating speed or to exploit the higher speed of NMOS transistors.
There exists a need in the semiconductor device art to provide NMOS transistors on strained silicon that have external resistance that is closer to that of unstrained/conventional transistors. Experimental data show that a strained Si/SiGe NFET has larger external resistance than a conventional Si NFET, although the channel resistance of strained Si/SiGe NFET is smaller than that in a Si NFET. Therefore, a preferable structure for a high performance NFET is that of a strained Si channel with the source/drain and extension being formed in pure silicon. This gives both small external resistance and small channel resistance. Our invention provides structures and methods for making such NFETs.
The term semiconductor devices, as used herein, is not to be limited to the specifically disclosed embodiments. Semiconductor devices, as used herein, include a wide variety of electronic devices including flip chips, flip chip/package assemblies, transistors, capacitors, microprocessors, random access memories, etc. In general, semiconductor devices refer to any electrical device comprising a semiconductor.
The invention relates to a structure and method of forming NFETs with a strained silicon channel and with external resistance as small as that in conventional Si NFET.
A feature of the invention is the provision of temporary gate spacers that prevent a strained silicon transistor channel from losing stress when the strained silicon outside the body is removed.
Another feature of the invention is the removal of part of the SiGe below the silicon in the S/D and/or extension area and replacement by silicon thereby reducing exterior resistance.
Another feature of the invention is undercutting the silicon below temporary gate spacers, thereby reducing the distance between the channel and the S/D electrode.
Another feature of the invention is the replacement of SiGe by silicon in areas that will reduce arsenic diffusion and be easier to form shallow junctions.
As is conventional, the bulk substrate is shown in the lower portion of the figures and the transistor is shown in the upper or top portion. Corresponding terms are used to describe the location of items in the Figures—i.e. the gate is above the transistor body, etc.
Above layer 10, a SiGe layer 20 has a nominal thickness of about 30 nm. Strained silicon layer 30 has a nominal thickness of about 15-25 nm. As discussed below, a S/D region having acceptable resistivity requires a thicker layer of silicon than is provided for by considerations of device construction.
A structure, denoted generally by numeral 100, will become an NFET transistor. A conventional gate dielectric 105, illustratively thermal oxide, has been grown on the top surface of silicon 30. A polycrystalline silicon (poly) gate 110 has been formed, with a pair of temporary nitride spacers 120 on either side of gate 110. A cap 122 protects gate 110 during preliminary steps.
The advantages of strained silicon for NFET performance enhancement are well known. It is also known that the external resistance of an NFET on thin strained silicon/SiGe substrate is greater than the corresponding value for an unstrained silicon substrate; in part because the resistivity of arsenic doped SiGe is greater than that in silicon.
In addition, Arsenic (As, the standard dopant) diffuses much faster in SiGe than in silicon, so that it is correspondingly difficult to form shallow and sharp p-n junctions and to control the concentration of As dopant at a given location. This last feature means that there is an increased risk of punch through and adverse short channel effects in a strained silicon NFET on a strained Si/SiGe substrate compared with a corresponding NFET on a conventional silicon substrate.
On the left and right of
An advantage of the undercutting step in the process is that the distance between the channel and the S/D electrode is reduced, since the epi silicon that fills the undercut area is electrically part of the S/D electrode, whether it is doped during epi growth or by implantation after the formation of the material. This reduced distance translates into reduced exterior resistance.
This step opens a first S/D aperture 132 on both sides of the structure 100. Bracket 34 indicates the amount of silicon 30 remaining outside gate 110 after the etch. The magnitude of this remaining silicon, referred to as a buffer portion of silicon, is selected such that the mechanical strength of the attachment of the upper surface of the silicon to the material above it (gate oxide and nitride) is sufficient to prevent the strain in the silicon from relaxing.
Those skilled in the art will be aware that if the strain did relax, the performance advantage provided by the strained silicon would be lost. The bottom dimension of the spacers 120 therefore must be at least enough to cover the buffer portion of silicon.
The thickness of silicon layer 30 is chosen to provide a good body for the final transistor and not for providing low external resistance. In contemporary technology, the maximum electrically active dopant concentration in the source and drain (i.e. the solubility limit) that will be formed outside the transistor body is not enough to lower the external resistance to a desired amount if only silicon 30 is used for the source and drain. Accordingly, the external resistance with the new structure can be reduced by removing a portion of the SiGe and substituting lower-resistance silicon.
The cited U.S. Pat. No. 6,657,223 has to perform extension and halo implants before the Si in the SD areas is grown and with the gate electrode as the hardmask, in contrast to the presently disclosed process, in which the extension and halo implants are performed after the temporary spacers are removed and before the final spacers are formed.
The use of a disposable spacer is a significant advantage of the present process. Since the dopants are introduced (i.e., by implantation) into the extension and channel after Si epi growth (see FIG. 4), this can avoid the diffusion of the dopants due to thermal cycle of the Si epi growth. This can form shallower junctions than that proposed by U.S. Pat. No. 6,657,223 and thereby improve short channel effects.
Since As diffuses much less rapidly in silicon than in SiGe with a high percentage of Ge, the extension and SD implant are better controlled in transistors made according to the invention.
Box 200 in
The method to form this structure is, after formation of the spacer 120:
After this step, one can remove the disposable spacer 120 to perform halo and extension implantation, form spacer, SD implantation, and SD annealing to activate dopant in the device. Line 32′ represents the boundary between the original silicon 30 and the epi. Its location will vary according to the degree of directionality of the RIE etch and the degree to which the SiGe etch attacks Si. The requirement on the holding power of the material abutting the silicon 30—that it prevent relaxation of the stress in silicon 30 is the same as in the previous embodiment.
Those skilled in the art are aware that transistor structure is a compromise affected by many factors. The dopant concentration of the extension implant and the transverse (left-right in the Figure) dimension of the transistor will affect its electrical performance, as well as its external resistance. The transverse dimension will also affect the chance of a short developing between one of the S/D and the gate, so that the available reduction in external resistance is limited by a requirement of a minimum distance between the transistor channel and the S/D, as well as other factors.
Although the prior art cited U.S. Pat. No. 6,657,223 is directed at reducing junction leakage in the bulk wafer example shown in that patent, leakage is actually an advantage in a circuit constructed on a SOI wafer. Since SOI transistors have floating bodies, junction leakage can reduce the need for a body contact, thus saving space.
The embodiment of
Various choices may be made to use alternative materials from those illustrated, such as oxide spacers, oxy-nitride gate dielectric, silicide for the S/D area and the like.
While the invention has been described in terms of a single preferred embodiment, those skilled in the art will recognize that the invention can be practiced in various versions within the spirit and scope of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US6063675||Oct 24, 1997||May 16, 2000||Texas Instruments Incorporated||Method of forming a MOSFET using a disposable gate with a sidewall dielectric|
|US6261911||Feb 11, 2000||Jul 17, 2001||Hyundai Electronics Industries Co., Ltd.||Method of manufacturing a junction in a semiconductor device|
|US6303450||Nov 21, 2000||Oct 16, 2001||International Business Machines Corporation||CMOS device structures and method of making same|
|US6326664||Nov 17, 1997||Dec 4, 2001||Intel Corporation||Transistor with ultra shallow tip and method of fabrication|
|US6346447 *||Jun 17, 1999||Feb 12, 2002||Texas Instruments Incorporated||Shallow-implant elevated source/drain doping from a sidewall dopant source|
|US6346732||May 11, 2000||Feb 12, 2002||Kabushiki Kaisha Toshiba||Semiconductor device with oxide mediated epitaxial layer|
|US6376318 *||Jun 30, 2000||Apr 23, 2002||Hyundai Electronics Industries Co., Ltd.||Method of manufacturing a semiconductor device|
|US6403434||Feb 9, 2001||Jun 11, 2002||Advanced Micro Devices, Inc.||Process for manufacturing MOS transistors having elevated source and drain regions and a high-k gate dielectric|
|US6406951||Feb 12, 2001||Jun 18, 2002||Advanced Micro Devices, Inc.||Fabrication of fully depleted field effect transistor with raised source and drain in SOI technology|
|US6406973 *||Jun 29, 2000||Jun 18, 2002||Hyundai Electronics Industries Co., Ltd.||Transistor in a semiconductor device and method of manufacturing the same|
|US6440807||Jun 15, 2001||Aug 27, 2002||International Business Machines Corporation||Surface engineering to prevent EPI growth on gate poly during selective EPI processing|
|US6465313 *||Jul 5, 2001||Oct 15, 2002||Advanced Micro Devices, Inc.||SOI MOSFET with graded source/drain silicide|
|US6489206||Mar 22, 2001||Dec 3, 2002||United Microelectronics Corp.||Method for forming self-aligned local-halo metal-oxide-semiconductor device|
|US6607948||Aug 24, 2001||Aug 19, 2003||Kabushiki Kaisha Toshiba||Method of manufacturing a substrate using an SiGe layer|
|US6620664||Feb 7, 2002||Sep 16, 2003||Sharp Laboratories Of America, Inc.||Silicon-germanium MOSFET with deposited gate dielectric and metal gate electrode and method for making the same|
|US6657223||Oct 29, 2002||Dec 2, 2003||Advanced Micro Devices, Inc.||Strained silicon MOSFET having silicon source/drain regions and method for its fabrication|
|US6797556 *||Jan 7, 2003||Sep 28, 2004||Intel Corporation||MOS transistor structure and method of fabrication|
|US20030136985 *||Jan 16, 2003||Jul 24, 2003||Murthy Anand S.||Field effect transistor structure with partially isolated source/drain junctions and methods of making same|
|US20030139001 *||Jan 15, 2003||Jul 24, 2003||Snyder John P.||Field effect transistor having source and/or drain forming schottky or schottky-like contact with strained semiconductor substrate|
|US20030146428||Feb 7, 2002||Aug 7, 2003||Yanjun Ma||Silicon-germanium mosfet with deposited gate dielectric and metal gate electrode and method for making the same|
|US20030162348||Nov 30, 2001||Aug 28, 2003||Taiwan Semiconductor Manufacturing Company||Complementary metal oxide semiconductor transistor technology using selective epitaxy of a strained silicon germanium layer|
|US20030219971||Apr 22, 2003||Nov 27, 2003||International Business Machines Corporation||Method and structure for ultra-low contact resistance CMOS formed by vertically self-alligned CoSi2 on raised source drain Si/SiGe device|
|US20030227029||Jun 7, 2002||Dec 11, 2003||Amberwave Systems Corporation||Elevated source and drain elements for strained-channel heterojuntion field-effect transistors|
|US20040188760 *||Mar 31, 2003||Sep 30, 2004||Thomas Skotnicki||Strained-channel isolated-gate field effect transistor, process for making same and resulting integrated circuit|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7018882 *||Mar 23, 2004||Mar 28, 2006||Sharp Laboratories Of America, Inc.||Method to form local “silicon-on-nothing” or “silicon-on-insulator” wafers with tensile-strained silicon|
|US7033868 *||Mar 25, 2004||Apr 25, 2006||Fujitsu Limited||Semiconductor device and method of manufacturing same|
|US7157374 *||Jun 28, 2004||Jan 2, 2007||Advanced Micro Devices, Inc.||Method for removing a cap from the gate of an embedded silicon germanium semiconductor device|
|US7193279 *||Jan 18, 2005||Mar 20, 2007||Intel Corporation||Non-planar MOS structure with a strained channel region|
|US7268362 *||Feb 25, 2005||Sep 11, 2007||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance transistors with SiGe strain|
|US7282415||Mar 29, 2005||Oct 16, 2007||Freescale Semiconductor, Inc.||Method for making a semiconductor device with strain enhancement|
|US7323392||Mar 28, 2006||Jan 29, 2008||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance transistor with a highly stressed channel|
|US7338834||Mar 17, 2006||Mar 4, 2008||Acorn Technologies, Inc.||Strained silicon with elastic edge relaxation|
|US7405131 *||Jul 16, 2005||Jul 29, 2008||Chartered Semiconductor Manufacturing, Ltd.||Method and structure to prevent silicide strapping of source/drain to body in semiconductor devices with source/drain stressor|
|US7413961 *||May 17, 2006||Aug 19, 2008||Chartered Semiconductor Manufacturing Ltd.||Method of fabricating a transistor structure|
|US7432559 *||Sep 19, 2006||Oct 7, 2008||Taiwan Semiconductor Manufacturing Company, Ltd.||Silicide formation on SiGe|
|US7465972 *||Apr 27, 2005||Dec 16, 2008||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance CMOS device design|
|US7525161||Jan 31, 2007||Apr 28, 2009||International Business Machines Corporation||Strained MOS devices using source/drain epitaxy|
|US7550336 *||Nov 21, 2006||Jun 23, 2009||United Microelectronics Corp.||Method for fabricating an NMOS transistor|
|US7557000 *||Jul 7, 2009||Semiconductor Manufacturing International (Shanghai) Corporation||Etching method and structure using a hard mask for strained silicon MOS transistors|
|US7612365||Feb 25, 2008||Nov 3, 2009||Acorn Technologies, Inc.||Strained silicon with elastic edge relaxation|
|US7649233||Dec 5, 2007||Jan 19, 2010||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance transistor with a highly stressed channel|
|US7687356 *||Mar 5, 2007||Mar 30, 2010||Stmicroelectronics Crolles 2 Sas||Formation of shallow siGe conduction channel|
|US7700416||Apr 25, 2008||Apr 20, 2010||Acorn Technologies, Inc.||Tensile strained semiconductor on insulator using elastic edge relaxation and a sacrificial stressor layer|
|US7718500||Dec 16, 2005||May 18, 2010||Chartered Semiconductor Manufacturing, Ltd||Formation of raised source/drain structures in NFET with embedded SiGe in PFET|
|US7736956||Mar 26, 2008||Jun 15, 2010||Intel Corporation||Lateral undercut of metal gate in SOI device|
|US7737502 *||Feb 10, 2006||Jun 15, 2010||International Business Machines Corporation||Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI sructure with elevated source/drain|
|US7772071 *||May 17, 2006||Aug 10, 2010||Chartered Semiconductor Manufacturing Ltd.||Strained channel transistor and method of fabrication thereof|
|US7772635||Oct 27, 2005||Aug 10, 2010||Micron Technology, Inc.||Non-volatile memory device with tensile strained silicon layer|
|US7851325||Sep 12, 2008||Dec 14, 2010||Acorn Technologies, Inc.||Strained semiconductor using elastic edge relaxation, a buried stressor layer and a sacrificial stressor layer|
|US7960794||Jun 14, 2011||Intel Corporation||Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow|
|US7977147||Sep 22, 2009||Jul 12, 2011||Acom Technologies, Inc.||Strained silicon with elastic edge relaxation|
|US8003486||Jan 14, 2010||Aug 23, 2011||Acorn Technologies, Inc.||Method of making a semiconductor device having a strained semiconductor active region using edge relaxation, a buried stressor layer and a sacrificial stressor layer|
|US8017487 *||Apr 5, 2006||Sep 13, 2011||Globalfoundries Singapore Pte. Ltd.||Method to control source/drain stressor profiles for stress engineering|
|US8058120||Jul 28, 2010||Nov 15, 2011||Semiconductor Manufacturing International (Shanghai) Corporation||Integration scheme for strained source/drain CMOS using oxide hard mask|
|US8067291 *||Mar 13, 2007||Nov 29, 2011||Fujitsu Semiconductor Limited||MOS field-effect transistor and manufacturing method thereof|
|US8067818||Nov 24, 2010||Nov 29, 2011||Intel Corporation||Nonplanar device with thinned lower body portion and method of fabrication|
|US8084818||Jan 12, 2006||Dec 27, 2011||Intel Corporation||High mobility tri-gate devices and methods of fabrication|
|US8105908||Jun 23, 2005||Jan 31, 2012||Applied Materials, Inc.||Methods for forming a transistor and modulating channel stress|
|US8120065||Aug 14, 2009||Feb 21, 2012||Intel Corporation||Tensile strained NMOS transistor using group III-N source/drain regions|
|US8183646||Feb 4, 2011||May 22, 2012||Intel Corporation||Field effect transistor with narrow bandgap source and drain regions and method of fabrication|
|US8199076 *||Oct 30, 2008||Jun 12, 2012||National Cheng Kung University||Pixel circuit|
|US8247285||Dec 22, 2008||Aug 21, 2012||Taiwan Semiconductor Manufacturing Company, Ltd.||N-FET with a highly doped source/drain and strain booster|
|US8268709||Aug 6, 2010||Sep 18, 2012||Intel Corporation||Independently accessed double-gate and tri-gate transistors in same process flow|
|US8288825||May 17, 2010||Oct 16, 2012||Globalfoundries Singapore Pte. Ltd.||Formation of raised source/drain structures in NFET with embedded SiGe in PFET|
|US8361867||Mar 19, 2010||Jan 29, 2013||Acorn Technologies, Inc.||Biaxial strained field effect transistor devices|
|US8361868||Apr 28, 2010||Jan 29, 2013||Acorn Technologies, Inc.||Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation|
|US8362566||Jun 23, 2008||Jan 29, 2013||Intel Corporation||Stress in trigate devices using complimentary gate fill materials|
|US8368135||Apr 23, 2012||Feb 5, 2013||Intel Corporation||Field effect transistor with narrow bandgap source and drain regions and method of fabrication|
|US8395213||Aug 27, 2010||Mar 12, 2013||Acorn Technologies, Inc.||Strained semiconductor using elastic edge relaxation of a stressor combined with buried insulating layer|
|US8399922||Sep 14, 2012||Mar 19, 2013||Intel Corporation||Independently accessed double-gate and tri-gate transistors|
|US8405164||Apr 26, 2010||Mar 26, 2013||Intel Corporation||Tri-gate transistor device with stress incorporation layer and method of fabrication|
|US8415748||Apr 23, 2010||Apr 9, 2013||International Business Machines Corporation||Use of epitaxial Ni silicide|
|US8435846||Oct 3, 2011||May 7, 2013||International Business Machines Corporation||Semiconductor devices with raised extensions|
|US8446762 *||Mar 25, 2011||May 21, 2013||Micron Technology, Inc.||Methods of making a semiconductor memory device|
|US8450775||Sep 12, 2011||May 28, 2013||Globalfoundries Singapore Pte. Ltd.||Method to control source/drain stressor profiles for stress engineering|
|US8502351||Sep 23, 2011||Aug 6, 2013||Intel Corporation||Nonplanar device with thinned lower body portion and method of fabrication|
|US8507951||Dec 9, 2008||Aug 13, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance CMOS device design|
|US8551831||Sep 19, 2008||Oct 8, 2013||Semiconductor Manufacturing International (Shanghai) Corporation||Silicon germanium and polysilicon gate structure for strained silicon transistors|
|US8610172 *||Dec 15, 2011||Dec 17, 2013||International Business Machines Corporation||FETs with hybrid channel materials|
|US8614134 *||Mar 21, 2011||Dec 24, 2013||Globalfoundries Inc.||Shallow source and drain architecture in an active region of a semiconductor device having a pronounced surface topography by tilted implantation|
|US8658530||Sep 12, 2012||Feb 25, 2014||International Business Machines Corporation||Method of fabricating an epitaxial Ni silicide film|
|US8664072||May 30, 2012||Mar 4, 2014||Globalfoundries Inc.||Source and drain architecture in an active region of a P-channel transistor by tilted implantation|
|US8664694||Jan 28, 2013||Mar 4, 2014||Intel Corporation||Field effect transistor with narrow bandgap source and drain regions and method of fabrication|
|US8710549 *||Sep 7, 2010||Apr 29, 2014||Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Science||MOS device for eliminating floating body effects and self-heating effects|
|US8741733||Jan 25, 2013||Jun 3, 2014||Intel Corporation||Stress in trigate devices using complimentary gate fill materials|
|US8749026||Jun 3, 2013||Jun 10, 2014||Intel Corporation||Nonplanar device with thinned lower body portion and method of fabrication|
|US8816394||Dec 20, 2013||Aug 26, 2014||Intel Corporation||Field effect transistor with narrow bandgap source and drain regions and method of fabrication|
|US8847315 *||May 7, 2012||Sep 30, 2014||Qualcomm Incorporated||Complementary metal-oxide-semiconductor (CMOS) device and method|
|US8912567||Aug 9, 2010||Dec 16, 2014||Globalfoundries Singapore Pte. Ltd.||Strained channel transistor and method of fabrication thereof|
|US9048300||Dec 17, 2012||Jun 2, 2015||Semiconductor Manufacturing International (Shanghai) Corporation||Strained-induced mobility enhancement nano-device structure and integrated process architecture for CMOS technologies|
|US9048314||Aug 21, 2014||Jun 2, 2015||Intel Corporation||Field effect transistor with narrow bandgap source and drain regions and method of fabrication|
|US9059201||Jan 15, 2013||Jun 16, 2015||Acorn Technologies, Inc.||Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation|
|US9147762||Jul 31, 2012||Sep 29, 2015||Institute of Microelectronics, Chinese Academy of Sciences||Semiconductor device and method for manufacturing the same|
|US9159629||Aug 7, 2013||Oct 13, 2015||Taiwan Semiconductor Manufacturing Company Ltd.||High performance CMOS device design|
|US9190518||May 8, 2014||Nov 17, 2015||Intel Corporation||Nonplanar device with thinned lower body portion and method of fabrication|
|US9224754||May 8, 2014||Dec 29, 2015||Intel Corporation||Stress in trigate devices using complimentary gate fill materials|
|US20050062080 *||Mar 25, 2004||Mar 24, 2005||Fujitsu Limited||Semiconductor device and method of manufacturing same|
|US20050214997 *||Mar 23, 2004||Sep 29, 2005||Sharp Laboratories Of America, Inc.||Method to form local "silicon-on-nothing" or "silicon-on-insulator" wafers with tensile-strained silicon|
|US20060030093 *||Aug 6, 2004||Feb 9, 2006||Da Zhang||Strained semiconductor devices and method for forming at least a portion thereof|
|US20060128111 *||Feb 10, 2006||Jun 15, 2006||International Business Machines Corporation||Raised sti process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain|
|US20060138541 *||Feb 24, 2006||Jun 29, 2006||Fujitsu Limited||Semiconductor device and method of manufacturing same|
|US20060157687 *||Jan 18, 2005||Jul 20, 2006||Doyle Brian S||Non-planar MOS structure with a strained channel region|
|US20060163672 *||Apr 27, 2005||Jul 27, 2006||Chih-Hao Wang||High performance CMOS device design|
|US20060172477 *||Apr 29, 2005||Aug 3, 2006||Fujitsu Limited||MOS field effect transistor and manufacture method therefor|
|US20060194387 *||Feb 25, 2005||Aug 31, 2006||Chih-Hao Wang||High performance transistors with SiGe strain|
|US20060285399 *||Jun 16, 2006||Dec 21, 2006||Pioneer Corporation||Drive circuit and display apparatus|
|US20060289900 *||Jun 23, 2005||Dec 28, 2006||Applied Materials, Inc.||Methods for forming a transistor and creating channel stress|
|US20070001165 *||Jun 30, 2006||Jan 4, 2007||Stmicroelectronics Crolles 2 Sas||Memory cell comprising one MOS transistor with an isolated body having a prolonged memory effect|
|US20070020864 *||Jul 16, 2005||Jan 25, 2007||Chartered Semiconductor Mfg||Method and structure to prevent silicide strapping of source/drain to body in semiconductor devices with source/drain stressor|
|US20070072376 *||Oct 5, 2005||Mar 29, 2007||Semiconductor Manufacturing International (Shanghai) Corporation||Strained-induced mobility enhancement nano-device structure and integrated process architecture for CMOS technologies|
|US20070096193 *||Oct 27, 2005||May 3, 2007||Micron Technology, Inc.||Non-volatile memory device with tensile strained silicon layer|
|US20070099360 *||Nov 3, 2005||May 3, 2007||International Business Machines Corporation||Integrated circuits having strained channel field effect transistors and methods of making|
|US20070122987 *||Nov 21, 2006||May 31, 2007||Hsiao Tsai-Fu||Method for fabricating an nmos transistor|
|US20070138570 *||Dec 16, 2005||Jun 21, 2007||Chartered Semiconductor Mfg.LTD||Formation of raised source/drain structures in NFET with embedded SiGe in PFET|
|US20070152277 *||Mar 13, 2007||Jul 5, 2007||Fujitsu Limited||MOS field-effect transistor and manufacturing method thereof|
|US20070155063 *||Dec 29, 2005||Jul 5, 2007||Intel Corporation||Tensile strained NMOS transistor using group III-N source/drain regions|
|US20070231999 *||Mar 28, 2006||Oct 4, 2007||Taiwan Semiconductor Manufacturing Company, Ltd.||High performance transistor with a highly stressed channel|
|US20070235802 *||Apr 5, 2006||Oct 11, 2007||Chartered Semiconductor Manufacturing Ltd||Method to control source/drain stressor profiles for stress engineering|
|US20070267703 *||May 17, 2006||Nov 22, 2007||Chartered Semiconductor Manufacturing Ltd.||Strained channel transistor and method of fabrication thereof|
|US20070269952 *||May 17, 2006||Nov 22, 2007||Chartered Semiconductor Manufacturing Ltd.||Method of fabricating a transistor structure|
|US20070275513 *||Mar 5, 2007||Nov 29, 2007||Stmicroelectronics Crolles 2 Sas||Formation of shallow siGe conduction channel|
|US20080044967 *||Aug 19, 2006||Feb 21, 2008||Chartered Semiconductor Manufacturing Ltd.||Integrated circuit system having strained transistor|
|US20080087892 *||Dec 5, 2007||Apr 17, 2008||Chih-Hao Wang||High Performance Transistor with a Highly Stressed Channel|
|US20080119032 *||Dec 12, 2006||May 22, 2008||Semiconductor Manufacturing International (Shanghai) Corporation||Etching method and structure using a hard mask for strained silicon mos transistors|
|US20080121929 *||Sep 19, 2006||May 29, 2008||Jerry Lai||Silicide formation on SiGe|
|US20080173941 *||Feb 24, 2007||Jul 24, 2008||Semiconductor Manufacturing International (Shanghai) Corporation||Etching method and structure in a silicon recess for subsequent epitaxial growth for strained silicon mos transistors|
|US20080179627 *||Jan 31, 2007||Jul 31, 2008||Meikei Ieong||Strained MOS devices using source/drain epitaxy|
|US20080213962 *||Feb 25, 2008||Sep 4, 2008||Acorn Technologies, Inc.||Strained silicon with elastic edge relaxation|
|US20090090935 *||Dec 9, 2008||Apr 9, 2009||Taiwan Semiconductor Manufacturing Company Ltd.||High Performance CMOS Device Design|
|US20090149012 *||Feb 11, 2009||Jun 11, 2009||Brask Justin K||Method of forming a nonplanar transistor with sidewall spacers|
|US20090206394 *||Apr 1, 2005||Aug 20, 2009||Daniel Chanemougame||Strained Channel PMOS Transistor and Corresponding Production Method|
|US20090221122 *||Apr 14, 2009||Sep 3, 2009||Fujitsu Microelectronics Limited||MOS Field Effect Transistor and Manufacture Method Therefor|
|US20090302350 *||Dec 10, 2009||Suman Datta||Tensile Strained NMOS Transistor Using Group III-N Source/Drain Regions|
|US20100047977 *||Feb 25, 2010||Acorn Technologies, Inc.||Strained silicon with elastic edge relaxation|
|US20100109717 *||Oct 30, 2008||May 6, 2010||Chih-Lung Lin||Pixel Circuit|
|US20100155790 *||Dec 22, 2008||Jun 24, 2010||Jing-Cheng Lin||N-FET with a Highly Doped Source/Drain and Strain Booster|
|US20100181626 *||Nov 12, 2009||Jul 22, 2010||Jing-Cheng Lin||Methods for Forming NMOS and PMOS Devices on Germanium-Based Substrates|
|US20100211098 *||Aug 19, 2010||Ahmad Robert Hadba||Compound Barb Medical Device and Method|
|US20100219485 *||Sep 2, 2010||Globalfoundries Singapore Pte. Ltd.||Formation of raised source/drain stuctures in nfet with embedded sige in pfet|
|US20100320503 *||Aug 9, 2010||Dec 23, 2010||Chartered Semiconductor Manufacturing Ltd.||Strained channel transistor and method of fabrication thereof|
|US20110070701 *||Jul 28, 2010||Mar 24, 2011||Semiconductor Manufacturing International (Shanghai) Corporation||Integration scheme for strained source/drain cmos using oxide hard mask|
|US20110092047 *||Apr 21, 2011||Acorn Technologies, Inc.||Strained Semiconductor Using Elastic Edge Relaxation, a Buried Stressor Layer and a Sacrificial Stressor Layer|
|US20110171802 *||Jul 14, 2011||Micron Technology, Inc.||Methods of Making a Semiconductor Memory Device|
|US20120025267 *||Sep 7, 2010||Feb 2, 2012||Shanghai Institute Of Microsystem And Information Technology, Chinese Academy||Mos device for eliminating floating body effects and self-heating effects|
|US20120171820 *||Jul 5, 2012||Globalfoundries Inc.||Strained mos device and methods for its fabrication|
|US20120241864 *||Sep 27, 2012||Globalfoundries Dresden Module One Limited Liability Company & Co. Kg||Shallow Source and Drain Architecture in an Active Region of a Semiconductor Device Having a Pronounced Surface Topography by Tilted Implantation|
|US20130153964 *||Dec 15, 2011||Jun 20, 2013||International Business Machines Corporation||FETs with Hybrid Channel Materials|
|US20130292767 *||May 7, 2012||Nov 7, 2013||Qualcomm Incorporated||Complementary metal-oxide-semiconductor (cmos) device and method|
|US20150236117 *||Feb 9, 2015||Aug 20, 2015||Semi Solutions Llc||Reduced Variation MOSFET Using a Drain-Extension-Last Process|
|CN100524666C||May 16, 2007||Aug 5, 2009||国际商业机器公司;特许半导体制造有限公司||Method for manufacturing transistor structure|
|CN101405865B||Mar 12, 2007||Jan 4, 2012||艾康技术公司||半导体器件及其制造方法|
|CN102339852A *||Jul 27, 2010||Feb 1, 2012||中国科学院微电子研究所||Semiconductor device and method for manufacturing same|
|CN102339852B||Jul 27, 2010||Mar 27, 2013||中国科学院微电子研究所||Semiconductor device and method for manufacturing same|
|CN102339860A *||Jul 27, 2010||Feb 1, 2012||中国科学院微电子研究所||Semiconductor device and manufacturing method thereof|
|CN102339860B||Jul 27, 2010||Mar 27, 2013||中国科学院微电子研究所||半导体器件及其制造方法|
|CN103578987A *||Jul 19, 2012||Feb 12, 2014||中国科学院微电子研究所||Semiconductor device and manufacturing method thereof|
|EP2005477A2 *||Feb 22, 2007||Dec 24, 2008||Freescale Semiconductor, Inc.||Semiconductor fabrication process using etch stop layer to optimize formation of source/drain stressor|
|EP2835832A3 *||Aug 6, 2014||Jun 3, 2015||Commissariat à l'Énergie Atomique et aux Énergies Alternatives||Improved method for producing doped areas and/or exerting a stress on the spacers of a transistor|
|WO2006020282A1 *||Jul 15, 2005||Feb 23, 2006||Freescale Semiconductor Inc||Strained semiconductor devices and method for forming at least a portion thereof|
|WO2007002215A2 *||Jun 20, 2006||Jan 4, 2007||Applied Materials Inc||Methods for forming a transistor and modulating channel stress|
|WO2007078892A2 *||Dec 15, 2006||Jul 12, 2007||Intel Corp||A tensile strained nmos transistor using group iii-n source/drain regions|
|WO2007108983A2 *||Mar 12, 2007||Sep 27, 2007||Acorn Tech Inc||Strained silicon with elastic edge relaxation|
|WO2007108983A3 *||Mar 12, 2007||Dec 6, 2007||Acorn Tech Inc||Strained silicon with elastic edge relaxation|
|WO2014012275A1 *||Jul 31, 2012||Jan 23, 2014||Institute of Microelectronics, Chinese Academy of Sciences||Semiconductor component and manufacturing method therefor|
|U.S. Classification||438/300, 438/489, 257/E21.131, 438/299, 257/E29.298, 257/E29.267, 257/E21.431, 257/E21.171, 257/E29.056, 438/303, 257/E21.415|
|International Classification||H01L21/285, H01L29/786, C30B25/18, C30B29/06, H01L21/20, H01L21/336, H01L29/78, H01L29/10|
|Cooperative Classification||C30B25/18, H01L21/28562, H01L29/66636, H01L29/1054, H01L21/02381, H01L29/78696, H01L29/66772, C30B29/06, H01L29/78687, H01L29/6653, H01L29/6659, H01L29/7834, H01L21/0245, H01L21/02532|
|European Classification||H01L29/66M6T6F11B3, H01L29/66M6T6F6, H01L29/66M6T6F15C, H01L29/66M6T6F11E, H01L21/20C, H01L29/786S, C30B25/18, H01L21/285B4H2, C30B29/06, H01L29/10D2B4, H01L29/78F2, H01L29/786G2|
|Mar 23, 2004||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIDAMBARRAO, DURESETI;LEOBANDUNG, EFFENDI;MOCUTA, ANDA C.;AND OTHERS;REEL/FRAME:014439/0988;SIGNING DATES FROM 20040311 TO 20040318
|Sep 23, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Dec 3, 2012||REMI||Maintenance fee reminder mailed|
|Apr 18, 2013||FPAY||Fee payment|
Year of fee payment: 8
|Apr 18, 2013||SULP||Surcharge for late payment|
Year of fee payment: 7
|Sep 3, 2015||AS||Assignment|
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001
Effective date: 20150629
|Oct 5, 2015||AS||Assignment|
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001
Effective date: 20150910