Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6881667 B2
Publication typeGrant
Application numberUS 10/637,107
Publication dateApr 19, 2005
Filing dateAug 8, 2003
Priority dateJun 12, 1992
Fee statusLapsed
Also published asUS6081034, US6291340, US6624517, US6632736, US6861351, US6903010, US6953743, US7009298, US20010055875, US20040033650, US20040053486, US20040053492, US20040053493, US20040053494
Publication number10637107, 637107, US 6881667 B2, US 6881667B2, US-B2-6881667, US6881667 B2, US6881667B2
InventorsGurtej S. Sandhu, Trung T. Doan, Tyler A. Lowrey
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US 6881667 B2
Abstract
A contact structure is provided incorporating an amorphous titanium nitride barrier layer formed via low-pressure chemical vapor deposition (LPCVD) utilizing tetrakis-dialkylamido-titanium, Ti(NMe2)4, as the precursor. The contact structure is fabricated by etching a contact opening through a dielectric layer down to a diffusion region to which electrical contact is to be made. Titanium metal is deposited over the surface of the wafer so that the exposed surface of the diffusion region is completely covered by a layer of the metal. At least a portion of the titanium metal layer is eventually converted to titanium silicide, thus providing an excellent conductive interface at the surface of the diffusion region. A titanium nitride barrier layer is then deposited using the LPCVD process, coating the walls and floor of the contact opening. Chemical vapor deposition of polycrystalline silicon or of a metal follows.
Images(5)
Previous page
Next page
Claims(20)
1. A method of making a contact structure as part of an integrated circuit on a semiconductor wafer comprising:
providing a silicon region as a portion of the semiconductor wafer for making electrical contact thereto;
depositing a dielectric layer over at least a portion of the silicon region;
forming a contact opening through the dielectric layer exposing a portion of the silicon region, the contact opening having a sidewall;
depositing a titanium metal layer within the contact opening covering at least a portion of the silicon region exposed by the contact opening;
depositing an amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein, the amorphous titanium carbonitride film having a ratio of nitrogen atoms to carbon atoms falling within a range of 5:1 to 10:1, the amorphous titanium carbonitride film lining at least a portion of the sidewall of the contact opening overlaying at least a portion of the titanium metal layer covering the at least a portion of the silicon region exposed by the contact opening; and
filling at least a portion of the contact opening using a material to form a contact structure.
2. The method of claim 1, wherein depositing the amorphous titanium carbonitride film comprises a chemical vapor deposition process.
3. The method of claim 2, wherein the chemical vapor deposition process includes:
evacuating a deposition chamber to a pressure of less than about 100 torr;
heating the semiconductor wafer to a temperature within a range of about 200° C. to about 600° C.;
maintaining the temperature of the semiconductor wafer within the range of about 200° C. to about 600° C.;
admitting an organometallic precursor compound into the deposition chamber, the organometallic precursor compound including a tetrakis-dialkylamido-titanium compound;
decomposing the organometallic precursor compound at least near a surface of the semiconductor wafer; and
depositing the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein on at least a portion of the surface of the semiconductor wafer and within the at least a portion of the contact opening.
4. The method of claim 3, wherein the organometallic precursor compound comprises tetrakis-dimethylamido-titanium.
5. The method of claim 1, wherein the material comprises a metal selected from the group consisting of tungsten, aluminum, copper and nickel.
6. The method of claim 1, wherein the material comprises doped polycrystalline silicon.
7. The method of claim 1, further comprising:
heating the semiconductor wafer; and
reacting at least a portion of the titanium metal layer covering the at least a portion of the silicon region exposed by the contact opening with the silicon region to form a titanium silicide layer.
8. The method of claim 7, wherein reacting the at least a portion of the titanium metal layer with the silicon region occurs prior to depositing the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein.
9. The method of claim 7, wherein reacting the at least a portion of the titanium metal layer with the silicon region occurs subsequent to depositing the amorphous titanium carbonitride film having predominantly no definite crystalline structure and having virtually no crystalline titanium nitride therein.
10. The method of claim 1, further comprising:
subjecting the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein to rapid thermal processing in presence of one or more gases selected from the group consisting of nitrogen, hydrogen and the noble gases.
11. A method of making a contact structure as part of an integrated circuit on a semiconductor wafer having at least one silicon region as a portion thereof comprising:
depositing a dielectric layer over at least a portion of the at least one silicon region;
forming a contact opening through the dielectric layer exposing a portion of the silicon region, the contact opening having a sidewall;
depositing a titanium metal layer within the contact opening covering at least a portion of the silicon region exposed by the contact opening;
depositing an amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein, the amorphous titanium carbonitride film having a ratio of nitrogen atoms to carbon atoms falling within a range of 5:1 to 10:1, the amorphous titanium carbonitride film lining at least a portion of the sidewall of the contact opening overlaying at least a portion of the titanium metal layer covering the at least a portion of the silicon region exposed by the contact opening; and
filling at least a portion of the contact opening using a material to form a contact structure.
12. The method of claim 10, wherein depositing the amorphous titanium carbonitride film comprises a chemical vapor deposition process.
13. The method of claim 12, wherein the chemical vapor deposition process includes:
evacuating a deposition chamber to a pressure of less than about 100 torr;
heating the semiconductor wafer to a temperature within a range of about 200° C. to about 600° C.;
maintaining the temperature of the semiconductor wafer within the range of about 200° C. to about 600° C.;
admitting an organometallic precursor compound into the deposition chamber, the organometallic precursor compound including a tetrakis-dialkylamido-titanium compound;
decomposing the organometallic precursor compound at least near a surface of the semiconductor wafer; and
depositing the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein on at least a portion of the surface of the semiconductor wafer and within the at least a portion of the contact opening.
14. The method of claim 13, wherein the organometallic precursor compound comprises tetrakis-dimethylamido-titanium.
15. The method of claim 11, wherein the material comprises a metal selected from the group consisting of tungsten, aluminum, copper and nickel.
16. The method of claim 11, wherein the material comprises doped polycrystalline silicon.
17. The method of claim 11, further comprising:
heating the semiconductor wafer; and
reacting at least a portion of the titanium metal layer covering the at least a portion of the silicon region exposed by the contact opening with the silicon region to form a titanium silicide layer.
18. The method of claim 17, wherein reacting the at least a portion of the titanium metal layer with the silicon region occurs prior to depositing the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein.
19. The method of claim 17, wherein reacting the at least a portion of the titanium metal layer with the silicon region occurs subsequent to depositing the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein.
20. The method of claim 10, further comprising:
subjecting the amorphous titanium carbonitride film having no definite crystalline structure and having virtually no crystalline titanium nitride therein to rapid thermal processing in presence of one or more gases selected from the group consisting of nitrogen, hydrogen and the noble gases.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 09/921,615, filed Aug. 3, 2001, now U.S. Pat. No. 6,632,736, issued Oct. 14. 2003, which is a continuation of application Ser. No. 09/495,534, filed Jan. 31, 2000, now U.S. Pat. No. 6,291,340, issued Sep. 18, 2001, which is a continuation of application Ser. No. 09/012,685, filed Jan. 23, 1998, now U.S. Pat. No. 6,081,034, issued Jun. 27, 2000, which is a continuation of application Ser. No. 08/509,708, filed Jul. 31, 1995, now U.S. Pat. No. 5,723,382, issued Mar. 3, 1998, which is a continuation-in-part of U.S. application Ser. No. 08/228,795, filed Apr. 15, 1994, now abandoned, which is a continuation of now abandoned U.S. application Ser. No. 07/898,059, filed Jun. 12. 1992.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to integrated circuit manufacturing technology and, more specifically, to structures for making low-resistance contact through a dielectric layer to a diffusion region in an underlying silicon layer. The structures include an amorphous titanium nitride barrier layer that is deposited via chemical vapor deposition.

2. State of the Art

The compound titanium nitride (TiN) has numerous potential applications because it is extremely hard, chemically inert (although it readily dissolves in hydrofluoric acid), an excellent conductor, possesses optical characteristics similar to those of gold, and has a melting point around 3000° C. This durable material has long been used to gild inexpensive jewelry and other art objects. However, during the last ten to twelve years, important uses have been found for TiN in the field of integrated circuit manufacturing. Not only is TiN unaffected by integrated circuit processing temperatures and most reagents, it also functions as an excellent barrier against diffusion of dopants between semiconductor layers. In addition, TiN also makes excellent ohmic contact with other conductive layers.

In a common application for integrated circuit manufacture, a contact opening is etched through an insulative layer down to a diffusion region to which electrical contact is to be made. Titanium metal is then sputtered over the wafer so that the exposed surface of the diffusion region is coated. The titanium metal is eventually converted to titanium silicide, thus providing an excellent conductive interface at the surface of the diffusion region. A titanium nitride barrier layer is then deposited, coating the walls and floor of the contact opening. Chemical vapor deposition of tungsten or polysilicon follows. In the case of tungsten, the titanium nitride layer provides greatly improved adhesion between the walls of the opening and the tungsten metal. In the case of the polysilicon, the titanium nitride layer acts as a barrier against dopant diffusion from the polysilicon layer into the diffusion region.

Titanium nitride films may be created using a variety of processes. Some of those processes are reactive sputtering of a titanium nitride target; annealing of an already deposited titanium layer in a nitrogen ambient; chemical vapor deposition at high temperature and at atmospheric pressure, using titanium tetrachloride, nitrogen and hydrogen as reactants; and chemical vapor deposition at low-temperature and at atmospheric pressure, using ammonia and Ti(NR2)4 compounds as precursors. Each of these processes has its associated problems.

Both reactive sputtering and nitrogen ambient annealing of deposited titanium result in films having poor step coverage, which are not useable in submicron processes. Chemical vapor deposition (CVD) processes have an important advantage in that conformal layers of any thickness may be deposited. This is especially advantageous in ultra-large-scale-integrated circuits, where minimum feature widths may be smaller than 0.5 μm. Layers as thin as 10 Å may be readily produced using CVD. However, TiN coatings prepared using the high-temperature atmospheric pressure CVD (APCVD) process must be prepared at temperatures between 900-1000° C. The high temperatures involved in this process are incompatible with conventional integrated circuit manufacturing processes. Hence, depositions using the APCVD process are restricted to refractory substrates such as tungsten carbide. The low-temperature APCVD, on the other hand, though performed within a temperature range of 100-400° C. that is compatible with conventional integrated circuit manufacturing processes, is problematic because the precursor compounds (ammonia and Ti(NR2)4) react spontaneously in the gas phase. Consequently, special precursor delivery systems are required to keep the gases separated during delivery to the reaction chamber. In spite of special delivery systems, the highly spontaneous reaction makes full wafer coverage difficult to achieve. Even when achieved, the deposited films tend to lack uniform conformality, are generally characterized by poor step coverage, and tend to deposit on every surface within the reaction chamber, leading to particle problems.

U.S. Pat. No. 3,807,008, which issued in 1974, suggested that tetrakis dimethylamino titanium, tetrakis diethylamino titanium, or tetrakis diphenylamino titanium might be decomposed within a temperature range of 400-1,200° C. to form a coating on titanium-containing substrates. It appears that no experiments were performed to demonstrate the efficacy of the suggestion, nor were any process parameters specifically given. However, it appears that the suggested reaction was to be performed at atmospheric pressure.

In U.S. Pat. No. 5,178,911, issued to R. G. Gordon, et al., a chemical vapor deposition process is disclosed for creating thin, crystalline titanium nitride films using tetrakis-dimethylamido-titanium and ammonia as precursors.

In the J. Appl. Phys. 70(7) October 1991, pp 3,666-3,677, A. Katz and colleagues describe a rapid-thermal, low-pressure, chemical vapor deposition (RTLPCVD) process for depositing titanium nitride films, which, like those deposited by the process of Gordon, et al., are crystalline in structure.

BRIEF SUMMARY OF THE INVENTION

This invention constitutes a contact structure incorporating an amorphous titanium nitride barrier layer formed via low-pressure chemical vapor deposition (LPCVD) utilizing tetrakis-dialkylamido-titanium, Ti(NMe2)4, as the precursor. Although the barrier layer compound is primarily amorphous titanium nitride, its stoichiometry is variable, and it may contain carbon impurities in amounts which are dependent on deposition and post-deposition conditions. The barrier layers so deposited demonstrate excellent step coverage, a high degree of conformality, and an acceptable level of resistivity. Because of their amorphous structure (i.e., having no definite crystalline structure), the titanium nitride layer acts as an exceptional barrier to the migration of ions or atoms from a metal layer on one side of the titanium carbonitride barrier layer to a semiconductor layer on the other side thereof, or as a barrier to the migration of dopants between two different semiconductor layers which are physically separated by the barrier layer.

The contact structure is fabricated by etching a contact opening through a dielectric layer down to a diffusion region to which electrical contact is to be made. Titanium metal is deposited over the surface of the wafer so that the exposed surface of the diffusion region is completely covered by a layer of the metal. Sputtering is the most commonly utilized method of titanium deposition. At least a portion of the titanium metal layer is eventually converted to titanium silicide, thus providing an excellent conductive interface at the surface of the diffusion region. A titanium nitride barrier layer is then deposited using a low-pressure chemical vapor deposition (LPCVD) process, coating the walls and floor of the contact opening. Chemical vapor deposition (CVD) of polycrystalline silicon, or of a metal, such as tungsten, follows, and proceeds until the contact opening is completely filled with either polycrystalline silicon or the metal. In the case of the polysilicon, which must be doped with N-type or P-type impurities to render it conductive, the titanium nitride layer acts as a barrier against dopant diffusion from the polysilicon layer into the diffusion region. In the case of CVD tungsten, the titanium nitride layer protects the junction from reactions with precursor gases during the CVD deposition process, provides greatly improved adhesion between the walls of the opening and the tungsten metal, and prevents the diffusion of tungsten atoms into the diffusion region.

Deposition of the titanium nitride barrier layer takes place in a low-pressure chamber (i.e., a chamber in which pressure has been reduced to less than 100 torr prior to deposition), and utilizes a metal-organic tetrakis-dialkylamido-titanium compound as the sole precursor. Any noble gas, as well as nitrogen or hydrogen, or a mixture of two or more of the foregoing, may be used as a carrier for the precursor. The wafer is heated to a temperature within a range of 200-600° C. Precursor molecules which contact the heated wafer are pyrolyzed to form titanium nitride containing variable amounts of carbon impurities, which deposits as a highly conformal film on the wafer.

The carbon content of the barrier film may be minimized by utilizing tetrakis-dimethylamido-titanium, Ti(NMe2)4, as the precursor, rather than compounds such as tetrakis-diethylamido-titanium or tetrakis-dibutylamido-titanium, which contain a higher percentage of carbon by weight. The carbon content of the barrier film may be further minimized by performing a rapid thermal anneal step in the presence of ammonia.

The basic deposition process may be enhanced to further reduce the carbon content of the deposited titanium nitride film by introducing one or more halogen gases, or one or more activated species (which may include halogen, NH3, or hydrogen radicals) into the deposition chamber. Halogen gases and activated species attack the alkyl-nitrogen bonds of the primary precursor and convert displaced alkyl groups into volatile compounds.

As heretofore stated, the titanium carbonitride films formed by the instant chemical vapor deposition process are principally amorphous compounds. Other processes currently in use for depositing titanium nitride-containing compounds as barrier layers within integrated circuits result in titanium nitride having crystalline structures. As atomic and ionic migration tends to occur at crystal grain boundaries, an amorphous film is a superior barrier to such migration.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a block schematic diagram of a low-pressure chemical vapor deposition reactor system;

FIG. 2 is an X-ray spectrum (i.e., a plot of counts per second as a function of 2-theta);

FIG. 3 is a cross-sectional view of a contact opening having a narrow aspect ratio that has been etched through an insulative layer to an underlying silicon substrate, the insulative layer and the contact opening having been subjected to a blanket deposition of titanium metal;

FIG. 4 is a cross-sectional view of the contact opening of FIG. 3 following the deposition of an amorphous titanium nitride film;

FIG. 5 is a cross-sectional view of the contact opening of FIG. 4 following an anneal step; and

FIG. 6 is a cross-sectional view of the contact opening of FIG. 5 following the deposition of a conductive material layer.

DETAILED DESCRIPTION OF THE INVENTION

The integrated circuit contact structure that is the focus of this disclosure is unique because of the use of a predominantly amorphous titanium or titanium carbonitride barrier layer therein. The layer is deposited using a low-pressure chemical vapor deposition (LPCVD) process that is the subject of previously filed U.S. patent applications as heretofore noted.

The LPCVD process for depositing highly conformal titanium nitride and titanium carbonitride barrier films will now be briefly described in reference to the low-pressure chemical vapor deposition reactor system depicted in FIG. 1. The deposition process takes place in a cold wall chamber 11. A wafer 12, on which the deposition will be performed, is mounted on a susceptor plate 13, which is heated to a temperature within a range of 200-600° C. by a heat lamp array 14. For the instant process, a carrier gas selected from a group consisting of the noble gases and nitrogen and hydrogen is bubbled through liquid tetrakis-dialkylamido-titanium 15 (the sole metal-organic precursor compound) in a bubbler apparatus 16.

It should be noted that tetrakis-dialkylamido-titanium is a family of compounds, of which tetrakis-dimethylamido-titanium, tetrakis-diethylamido-titanium and tetrakis-dibutylamido-titanium have been synthesized. Because of its lower carbon content per unit of molecular weight, tetrakis-dimethylamido-titanium is the preferred precursor because it results in barrier films having lower carbon content. However, any of the three compounds or any combination of the three compounds will result in highly conformal barrier layers when pyrolyzed (decomposition by heating) in a CVD deposition chamber. These barrier layers are characterized by an amorphous structure, and by step coverage on vertical wall portions near the base of submicron contact openings having depth-to-width aspect ratios of 3:1 that range from 80-90 percent of the horizontal film thickness at the top of the opening.

Still referring to FIG. 1, the carrier gas, at least partially saturated with a vaporized precursor compound, is transported via a primary intake manifold 17 to a premix chamber 18. Additional carrier gas may be optionally supplied to premix chamber 18 via supply tube 19. Carrier gas, mixed with the precursor compound, is then ducted through a secondary intake manifold 20 to a shower head 21, from which they enter the chamber 11. The precursor compound, upon coming into contact with the heated wafer, pyrolyzes and deposits as a highly conformal titanium carbonitride film on the surface of the wafer 12. The reaction products from the pyrolysis of the precursor compound are withdrawn from the chamber 11 via an exhaust manifold 22. Incorporated in the exhaust manifold 22 are a pressure sensor 23, a pressure switch 24, a vacuum valve 25, a pressure control valve 26, a blower 27, and a particulate filter 28, which filters out solid reactants before the exhaust is vented to the atmosphere. During the deposition process, the pressure within chamber 11 is maintained at a pressure of less than 100 torr and at a pressure of less than 1 torr by pressure control components 23, 24, 25, 26, and 27. The process parameters that are presently deemed to be optimum, or nearly so, are a carrier gas flow through secondary intake manifold 20 of 400 standard cubic centimeters per minute (scc/m), a deposition chamber temperature of 425° C., and a flow of carrier gas through bubbler apparatus 16 of 100 scc/m, with the liquid tetrakis-dialkylamido-titanium 15 being maintained at a constant temperature of approximately 40° C.

Thus, the carrier gas (or gases) and the vaporized precursor compound are then gradually admitted into the chamber until the desired pressure and gas composition is achieved. The reaction, therefore, takes place at a constant temperature, but with varying gas partial pressures during the initial phase of the process. This combination of process parameters is apparently responsible for the deposition of titanium carbonitride having a predominantly amorphous structure as the precursor compound undergoes thermal decomposition. The X-ray spectrum of FIG. 2 is indicative of such an amorphous structure. Both the peak at a 2-theta value of 36, which is characteristic of titanium nitride having a (111) crystal orientation, and the peak at a 2-theta value of 41, which is characteristic of titanium nitride having a (200) crystal orientation, are conspicuously absent from the spectrum. Such a spectrum indicates that there is virtually no crystalline titanium nitride in the analyzed film. Incidentally, the peak at a 2-theta value of 69 is representative of silicon.

Although the compound deposited on the wafer with this process may be referred to as titanium carbonitride (represented by the chemical formula TiCxNy), the stoichiometry of the compound is variable, depending on the conditions under which it is deposited. The primary constituents of films deposited using the new process and tetrakis-dimethylamido-titanium as the precursor are titanium and nitrogen, with the ratio of nitrogen atoms to carbon atoms in the film falling within a range of 5:1 to 10:1. In addition, upon exposure to the atmosphere, the deposited films absorb oxygen. Thus the final film may be represented by the chemical formula TiCxNyOz. The carbon and oxygen impurities affect the characteristics of the film in at least two ways. Firstly, the barrier function of the film is enhanced. Secondly, the carbon and oxygen impurities dramatically raise the resistivity of the film. Sputtered titanium nitride has a bulk sheet resistivity of approximately 75 μohm-cm, while the titanium carbonitride films deposited through the CVD process disclosed herein have bulk sheet resistivities of 2,000 to 50,000 μohm-cm. In spite of this dramatic increase in bulk resistivity, the utility of such films as barrier layers is largely unaffected, due to the characteristic thinness of barrier layers used in integrated circuit manufacture. A simple analysis of the contact geometry for calculating various contributions to the overall resistance suggests that metal (e.g., tungsten) plug resistance and metal-to-silicon interface resistance play a much more significant role in overall contact resistance than does the barrier layer.

There are a number of ways by which the basic LPCVD process may be enhanced to minimize the carbon content of the deposited barrier film.

The simplest way is to perform a rapid thermal anneal step in the presence of ammonia. During such a step, much of the carbon in the deposited film is displaced by nitrogen atoms.

The basic deposition process may be enhanced to further reduce the carbon content of the deposited titanium nitride film by introducing an activated species into the deposition chamber. The activated species attacks the alkyl-nitrogen bonds of the primary precursor and converts displaced alkyl groups into volatile compounds. The activated species, which may include halogen, NH3, or hydrogen radicals, or a combination thereof, are generated in the absence of the primary precursor at a location remote from the deposition chamber. Remote generation of the activated species is required because it is not desirable to employ a plasma CVD process, as Ti(NR2)4 is known to break down in plasma, resulting in large amounts of carbon in the deposited film. A high carbon content will elevate the bulk resistivity of the film to levels that are unacceptable for most integrated circuit applications. The primary precursor molecules and the activated species are mixed, preferably, just prior to being ducted into the deposition chamber. It is hypothesized that as soon as the mixing has occurred, the activated species begin to tear away the alkyl groups from the primary precursor molecules. Relatively uncontaminated titanium nitride deposits on the heated wafer surface.

Alternatively, the basic deposition process may be enhanced to lower the carbon content of the deposited titanium nitride films by introducing a halogen gas, such as F2, Cl2 or Br2, into the deposition chamber. The halogen gas molecule attacks the alkyl-nitrogen bonds of the primary precursor compound molecule and converts the displaced alkyl groups into a volatile compound. The halogen gas is admitted to the deposition chamber in one of three ways. The first way is to admit halogen gas into the deposition chamber before the primary precursor compound is admitted. During this “pre-conditioning” step, the halogen gas becomes adsorbed on the chamber and wafer surfaces. The LPCVD deposition process is then performed without admitting additional halogen gas into the deposition chamber. As a first alternative, the halogen gas and vaporized primary precursor compound are admitted into the deposition chamber simultaneously. Ideally, the halogen gas and vaporized primary precursor compound are introduced into the chamber via a single shower head having separate ducts for both the halogen gas and the vaporized primary precursor compound. Maintaining the halogen gas separate from the primary precursor compound until it has entered the deposition chamber prevents the deposition of titanium nitride on the shower head. It is hypothesized that as soon as the mixing has occurred, the halogen molecules attack the primary precursor molecules and begin to tear away the alkyl groups therefrom. Relatively uncontaminated titanium nitride deposits on the heated wafer surface. As a second alternative, halogen gas is admitted into the chamber both before and during the introduction of the primary precursor compound.

As heretofore stated, the titanium nitride or titanium carbonitride films deposited by the described LPCVD process are predominantly amorphous compounds. Other processes currently in use for depositing titanium nitride-containing compounds as barrier layers within integrated circuits result in titanium nitride having crystalline structures. As atomic and ionic migration tends to occur at crystal grain boundaries, an amorphous film is a superior barrier to such migration.

Referring now to FIG. 3, which is but a tiny cross-sectional area of a silicon wafer undergoing an integrated circuit fabrication process, a contact opening 31 having a narrow aspect ratio has been etched through a borophosphosilicate glass (BPSG) layer 32 to a diffusion region 33 in an underlying silicon substrate 34. A titanium metal layer 35 is then deposited over the surface of the wafer. Because titanium metal is normally deposited by sputtering, it deposits primarily on horizontal surfaces. Thus, the portions of the titanium metal layer 35 on the walls and at the bottom of the contact opening 31 are much thinner than the portion that is outside of the opening on horizontal surfaces. The portion of titanium metal layer 35 that covers diffusion region 33 at the bottom of contact opening 31 will be denoted 35A. At least a portion of the titanium metal layer portion 35A will be converted to titanium silicide in order to provide a low-resistance interface at the surface of the diffusion region.

Referring now to FIG. 4, a titanium nitride barrier layer 41 is then deposited utilizing the LPCVD process, coating the walls and floor of the contact opening 31.

Referring now to FIG. 5, a high-temperature anneal step in an ambient gas such as nitrogen, argon, ammonia, or hydrogen is performed either after the deposition of the titanium metal layer 35 or after the deposition of the titanium nitride barrier layer 41. Rapid thermal processing (RTP) and furnace annealing are two viable options for this step. During the anneal step, the titanium metal layer portion 35A at the bottom of contact opening 31 is either partially or completely consumed by reaction with a portion of the upper surface of the diffusion region 33 to form a titanium silicide layer 51. The titanium silicide layer 51, which forms at the interface between the diffusion region 33 and titanium metal layer portion 35A, greatly lowers contact resistance in the contact region.

Referring now to FIG. 6, a low-resistance conductive layer 62 of metal or heavily-doped polysilicon may be deposited on top of the titanium nitride barrier layer 41. Tungsten or aluminum metal is commonly used for such applications. Copper or nickel, though more difficult to etch than aluminum or tungsten, may also be used.

Although only several embodiments of the inventive process have been disclosed herein, it will be obvious to those having ordinary skill in the art that modifications and changes may be made thereto without affecting the scope and spirit of the invention as claimed.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3637320Dec 31, 1968Jan 25, 1972Texas Instruments IncCoating for assembly of parts
US3807008Aug 9, 1971Apr 30, 1974Texas Instruments IncChemical vapor deposition coatings on titanium
US4035541Nov 17, 1975Jul 12, 1977Kennametal Inc.Wear resistance
US4497874Apr 28, 1983Feb 5, 1985General Electric CompanyCoated carbide cutting tool insert
US4725877Apr 11, 1986Feb 16, 1988American Telephone And Telegraph Company, At&T Bell LaboratoriesMinimized interdiffusion without increase in electrical contact resistance
US4804636Mar 7, 1986Feb 14, 1989Texas Instruments IncorporatedDepositing titanium on silicon and heating in nitrogen to form silicide and nitride; patterning nitride
US4830886Mar 7, 1988May 16, 1989Gte Valenite CorporationProcess for making cutting insert with titanium carbide coating
US4960732 *Nov 14, 1989Oct 2, 1990Advanced Micro Devices, Inc.Contact plug and interconnect employing a barrier lining and a backfilled conductor material
US4990997Apr 14, 1989Feb 5, 1991Fujitsu LimitedCrystal grain diffusion barrier structure for a semiconductor device
US4998151 *Apr 13, 1989Mar 5, 1991General Electric CompanyPower field effect devices having small cell size and low contact resistance
US5001531May 8, 1990Mar 19, 1991Terumo Kabushiki KaishaField effect transistor detectors, conductive carbide layer between a substrate, an organic thin film
US5049975Mar 12, 1990Sep 17, 1991Mitsubishi Denki Kabushiki KaishaMulti-layered interconnection structure for a semiconductor device
US5087593Dec 10, 1990Feb 11, 1992Ford Motor CompanyPreparation of titanium nitride from organometallic precursors
US5132756Oct 24, 1990Jul 21, 1992Kabushiki Kaisha ToshibaMethod of manufacturing semiconductor devices
US5139825Nov 30, 1989Aug 18, 1992President And Fellows Of Harvard CollegeExposing heated substrate to mixed vapors containing ammonia and volatile transition metal amines
US5178911Nov 8, 1991Jan 12, 1993The President And Fellows Of Harvard CollegeProcess for chemical vapor deposition of main group metal nitrides
US5192589Sep 5, 1991Mar 9, 1993Micron Technology, Inc.Low-pressure chemical vapor deposition process for depositing thin titanium nitride films having low and stable resistivity
US5242860 *Jul 24, 1991Sep 7, 1993Applied Materials, Inc.Method for the formation of tin barrier layer with preferential (111) crystallographic orientation
US5246881Apr 14, 1993Sep 21, 1993Micron Semiconductor, Inc.Low-pressure chemical vapor deposition process for depositing high-density, highly-conformal, titanium nitride films of low bulk resistivity
US5384289Jun 17, 1993Jan 24, 1995Micron Semiconductor, Inc.Reductive elimination chemical vapor deposition processes utilizing organometallic precursor compounds in semiconductor wafer processing
US5496762Jun 2, 1994Mar 5, 1996Micron Semiconductor, Inc.Multilayer semiconductors with electrical resistance
US5536947Jul 25, 1995Jul 16, 1996Energy Conversion Devices, Inc.Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom
US5571572Jun 30, 1994Nov 5, 1996Micron Technology, Inc.Vapor deposition, injection and pressurization
US5723382Jul 31, 1995Mar 3, 1998Sandhu; Gurtej S.Method of making a low-resistance contact to silicon having a titanium silicide interface, an amorphous titanium nitride barrier layer and a conductive plug
US5733816Dec 13, 1995Mar 31, 1998Micron Technology, Inc.Method for depositing a tungsten layer on silicon
US5770520Dec 5, 1996Jun 23, 1998Lsi Logic CorporationMethod of making a barrier layer for via or contact opening of integrated circuit structure
US5893758Jun 26, 1996Apr 13, 1999Micron Technology, Inc.Reduction of cusping to widen an opening
US6081034Jan 23, 1998Jun 27, 2000Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6187673Sep 3, 1998Feb 13, 2001Micron Technology, Inc.Small grain size, conformal aluminum interconnects and method for their formation
US6261935Dec 13, 1999Jul 17, 2001Chartered Semiconductor Manufacturing Ltd.Method of forming contact to polysilicon gate for MOS devices
US6271136Apr 4, 2000Aug 7, 2001Taiwan Semiconductor Manufacturing CompanyVapor deposition using organometallic compounds
US6281101Dec 28, 1999Aug 28, 2001Micron Technology, Inc.Process of forming metal silicide interconnects
US6291340Jan 31, 2000Sep 18, 2001Micron Technology, Inc.Method of forming low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
JPH0438875A Title not available
JPH0487328A Title not available
WO1986001640A1 *Jul 3, 1985Mar 13, 1986American Telephone & TelegraphDiffusion barrier layer for integrated-circuit devices
Non-Patent Citations
Reference
1 *Eizenberg et al., TiCN: A new chemical vapor deposited contact barrier metallization for submicron devices, Appl. Phys. Lett. 6 (19), Nov. 7, 1994, pp. 2416-2418.*
2Katz et al., "Properties of Titanium Nitride Thin Films Deposited by Rapid-Thermal-Low-Pressure-Metalorganic-Chemical-Vapor-Deposition Technique Using Tetrakis (Dimethylamido) Titanium Precursor", J. Appl. Phys. 70(7), Oct. 1991, pps. 3666-3677.
3 *Peng et al., Properties of CVD-W Overgrowth on PVD and MOCVD TiN Layers, IEEE, 5th International Conference Proceeding on Solid-State and Integrated Circuit Technology, 1998, pp. 211-214.*
4Politis et al., "Preparation, Characterization and Superconducting Properties of TiN and TiCxNy Single Crystals Prepared By CVD"; 7<SUP>th </SUP>International Conference on CVD, Electrochemical Society, 1979, pps. 289-299.
5Raaijmakers et al., "Contact Hole Fill with Low Temperature LPCVD TiN", VMIC Conference Jun. 12-13, 1990, pps. 219-225.
6Wakefield et al., "Preparation of Titanium Carbonitride From Mono-, Di-, and Tri-Methyl Amines"; 4<SUP>th </SUP>International Conference on CVD, Electrochemical Society, 1973, pps. 173-150.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7351628Aug 30, 2004Apr 1, 2008Micron Technology, Inc.Atomic layer deposition of CMOS gates with variable work functions
US7473637Jul 20, 2005Jan 6, 2009Micron Technology, Inc.Depositing titanium nitride by atomic layer deposition onto a substrate surface using a titanium-containing precursor such as tetrakisdiethylamidotitanium followed by a mixture of ammonia and carbon monoxide; low resistivity, smooth topology, high deposition rates, step coverage, electrical continuity
US7719062 *Dec 29, 2006May 18, 2010Intel CorporationTuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement
US7968952Dec 29, 2006Jun 28, 2011Intel CorporationStressed barrier plug slot contact structure for transistor performance enhancement
US8058729Apr 30, 2007Nov 15, 2011Micron Technology, Inc.Titanium nitride films
US8120119Feb 15, 2011Feb 21, 2012Intel CorporationStressed barrier plug slot contact structure for transistor performance enhancement
US8278718Nov 29, 2011Oct 2, 2012Intel CorporationStressed barrier plug slot contact structure for transistor performance enhancement
US8633110Nov 14, 2011Jan 21, 2014Micron Technology, Inc.Titanium nitride films
Classifications
U.S. Classification438/637, 438/644, 438/653, 438/654, 438/648, 438/656, 438/681, 257/E21.168, 438/643
International ClassificationH01L21/285, C23C16/34, H01L21/768
Cooperative ClassificationH01L21/76856, H01L21/76843, H01L21/76855, H01L21/76862, H01L21/28518, C23C16/34, H01L21/76846, H01L21/28568, H01L21/28556
European ClassificationH01L21/285B4H, H01L21/285B4A, H01L21/768C3B4, H01L21/768C3D4B, H01L21/285B4L, H01L21/768C3B, H01L21/768C3D2, H01L21/768C3D2B, C23C16/34
Legal Events
DateCodeEventDescription
Jun 11, 2013FPExpired due to failure to pay maintenance fee
Effective date: 20130419
Apr 19, 2013LAPSLapse for failure to pay maintenance fees
Dec 3, 2012REMIMaintenance fee reminder mailed
Sep 24, 2008FPAYFee payment
Year of fee payment: 4